# SHARP

# SERVICE MANUAL

CODE: 00ZPC4641SM-E




## PERSONAL COMPUTER

# PC-4641 MODEL PC-4602

## CONTENTS

CHAPTER 1. OVERVIEW 1
CHAPTER 2. GENERAL INFORMATION
CHAPTER 3. MAIN BOARD OPERATION
CHAPTER 4. LCD UNIT
CHAPTER 5. HARD DISK INTERFACE & HARD DISK DRIVE 23
CHAPTER 6. POWER SUPPLY CIRCUIT
CHAPTER 7. APPENDICES (EXPLANATION OF LSI)
CHAPTER 8. CIRCUIT DIAGRAM & PARTS POSITION 53
PARTS LIST & GUIDE



## **CHAPTER 1. OVERVIEW**

## 1. Scope

This manual is covered for PC4602 and PC4641 CPU and hard disk

For detailed information on other auxiliary equipment and options (list following), please refer to the separate service manuals provided for each devices.

- · Service-man Diagnostic Manual
- CRT adaptor (CE-451A)
- EP-ROM card (CE452B)
- MODEM card (CE451M)
- MFD unit (CE452F)
- EMS card (CE453B)
- Floppy disk drive (FD-235F)

## 2. Special service tools


	Part code	Price Rank	Tool name
1	UKOGC3045CSZZ	BF	Service-man Diagnostic media
2	00G1490051603	CP	Alignment media
3	00G1490051701	CE	Level disk
4	UKOG-1055ACZZ	AV	Extension cable for FDD unit

#### 3. Service method

1) Replacing the EL backlight

NOTE: The POWER switch must be turned off before replacing the EL backlight. Pay attention that a high voltage is on the EL backlight.

- Remove the cosmetic sheet, then the CAB-D holding two screws.
- Unfasten the cabinet-D from the cabinet-C after releasing latches at seven locations.
- 3. Unfasten the EL backlight connector.
- 4. Remove the LCD from the CAB-C (2 screws).
- 5. Remove the bracket from the LCD.
- Slide the EL backlight towards right to remove. Then, replace it with a new one.



NOTE: Do not use the cosmetic sheet once removed. Be sure to use the new one.

#### 2) HD INTERFACE AND HD DRIVE

The interface board and the HD drive unit can be replaced only in whole unit, but not in part. When they are diagnosed to be defective by the diagnostic program (UKOGC3045CSZZ), replace the whole unit of them.

#### 4. Cautions

- Although the CE-451A CRT adaptor board is an option for the PC-4600, it comes standard for the US version PC-4600. For more information about the wiring schematics and parts layout, refer to the CE-451A Service Manual (00ZCE451ASM-E).
- Cosmetic sheet
   Do not use the cosmetic sheet once removed. Be sure to use the
   new one.
- 3) Deposit of a paint dust on the back of the cabinet may fall on the PWB when the machine is disassembled and re-assembled for servicing and it may then cause a machine malfunction. To avoid this, the machine internal must be cleaned whenever the machine is disassembled.

# CHAPTER 2. GENERAL INFORMATION

#### 1. General information

PC-4600 series are compact and lightweight laptop computers. They pack the power and sophistication of desk-top models into the laptop

In order to attain the high performance, this computer accommodates large and high contrast Supertwist LCD with the EL backlight, 3-1/2" floppy disk drive, 3-1/2" hard disk drive, and well-packed 90-key full keyboard. The display provides clear test and graphics in 640 by 400 dots especially by supporting 4-shades of gray (tiling) and 8 x 16 dots (character box) characters.

Further, PC-4641 incorporates a 40MB hard disk drive in its unit and accomplish battery operation. The full-size step-sculptured keyboard provides 90 keys, enhancing the ease of use with separate numeric keypad, separate function and cursor keys.

The main unit includes i80188 compatible CPU running at 10MHz, socket for coprocessor, 640KB RAM standard expandable to 1.6MB, a serial interface, a parallel printer interface, an external FDD interface. The internal options include modern card with a serial interface (for US/Canada only), color/monochrome CRT adaptor, ROM disk card, and 1MB EMS memory card. The external expansions include 5-1/4" 360KB floppy disk drive unit and carrying case.

The newly revised original BIOS assures the execution of numerous applications with the combination of MS-DOS 3.3 operating system.

PC-4600 series consists of the following 2 models:


\*PC-4602: 640KB RAM; two 3-1/2" 720KB FDDs; display w/ backlight; 90-key keyboard; serial interface; parallel interface; external 5-1/4" FDD (360KB) interface; MS-DOS 3.30/GW-BASIC 3.22

\*PC-4641: 640KB RAM; a 3-1/2" 720KB FDD; a 40MB HDD; display w/ backlight; 90-key keyboard; serial interface; parallel interface; external 5-1/4" FDD (360KB) interface; MS-DOS 3.30/GW-BASIC 3.22



## 2. System Configuration (IR QWA HOARD BLIDE OF ALL STREET)

ni viny populpat od z 20 liko iniza 40 likoliko bi be 19 senska od -



#### 2-2. Specification

#### 2-2-1. Main unit

CPU : NEC V40 (i80188 compatible)

CPU clock speed - 10MHz (7.16MHz when

coprocessor is installed.)

System speed - Standard/Slow selectable on set-up

menu

Coprocessor: Socket for i8087-1 (10MHz version)

NOTE: CPU clock speed is changed to 7.16MHz automatically when coprocessor is installed. When it is removed, CPU clock speed is

changed to 10MHz automatically.

Memory : ROM - 64KB

including BIOS, set-up functions, CG, self check,

etc

512K bits EP-ROM (27C512 type) x 1 piece

RAM - 640KB standard

256K bits (64K x 4 bits) DRAM x 20 pieces

without parity

expandable up to 1.6MB with the optional 1MB

EMS memory card (EMS 3.2)

VRAM - 128KB

Display : full-size large supertwist LCD with EL backlight

Text - 80 char. x 25 lines, 8 x 16 dots char. Box Graphics - 640 x 400 pixels, 4-shades of gray (tiling)

Aspect ratio - 1:1

Emulation - CGA/MDA/AT&T 640 x 400 Graphics

Screen size – 233(w) x 147(h) mm LCD active area – 230(w) x 144(h) mm

LCD contrast and backlight brightness are adjus-

table by each volume

Not detachable

90 - 129 degrees tilt angle adjustment

EL backlight

– white color

- life: Approx. 2,000 hours (until luminescent

brightness becomes half)

- can be replaced by service man (service parts)

Data storage: PC-4602 - two side-mounted 3-1/2" 720KB FDD

upper: A drive, lower: B drive

PC-4641 - one side-mounted 3-1/2" 720KB FDD

one internal 3-1/2" 40MB HDD

upper: HDD (C drive), lower: FDD (A

drive)

(FDD/HDD on the same side)

HDD - average access time: 45 msec

power save management:

can be set "Time-Out\*" on set-up menu Always ON/2 minutes/5 minutes/10

minutes

\*: spindle motor of HDD will be controlled by the value of "Time-Out"

Keyboard : full-size 90-key step-sculpture keyboard

separate numeric keypad (with numeric +/- key)

separate cursor keys

10 programmable function keys

LEDs for Num Lock, Scroll Lock, and Caps Lock

Set-Up key for pop-up set-up menu

Cylindrical keytop With click mechanizm Not detachable

Interface : Serial (RS-232C) x 1 port (D-SUB 9 pin, male con-

nector)

Parallel (Centronics) x 1 port (D-SUB 25 pin, female

connector)

External 5-1/4" FDD (360KB) x 1 port (D-SUB 25

pin, female connecter)

I/O slot

Switch

: Sharp proprietary slot x 2

1 slot for color/monochrome CRT adaptor, ROM

disk card or

1MB EMS memory card (EMS 3.2)

- 1 slot for modem/SiO card (for US/Canada only)

or SIO card

Power Supply: Rechargeable lead battery

 low battery warning low battery indicator

alarm AC adaptor

> PC-4602/4641: EA-452V IN : local voltage

> OUT : DC 9V, 2.5A

Dimension : 115(w) x 67(d) x 55(h) mm

Weight: Approx. 425g

Volume : LCD contrast volume

Backlight brightness volume

: Power ON/OFF button (software switch)

5 dip switches

Dip Switch Label	Feature	Initial setting	
1	System all reset ON/OFF	OFF	
2	Not used	OFF	
3	Speaker Volume LOW/HIGH	OFF (HIGH)	
4	Speaker Control (without alarm) ON/OFF	ON	
5	Alarm Control (Low Battery/Shut off Alarm) ON/OFF	ON	

NOTE: User cannot use dip switches in PC-4600

for SEEG.

(for SEMKO, System all reset: Remove the

lead battery)

Shut off alarm switch (alarm when upper

cabinet is shut during power on.)

LED indicator: Power (green); low battery (red);

PC-4602 – drive A (green); drive B (green) PC-4641 – floppy disk (green); hard disk (green) Caps Lock (green); Num Lock (green); Scroll Lock

(green)

Other : Carrying handle; speaker; display lock slide-switch x

2

Dimension : 12-1/8(w) x 13-3/4(d) x 3-1/4(h) inch

307(w) x 348(d) x 81(h) mm

(high: cushion rubber on the bottom cabinet in-

cluded, without cushion rubber: 78mm)

NOTE: Above dimension is equal to PC-4500

series

(with cushion rubber: 81(h) mm, without

cushion rubber: 76(h) mm)

Weight: PC-4602 – 4.9kg (SEC) or 4.85kg (except for SEC)

PC-4641 - 5.5kg (SEC) or 5.45kg (except for SEC)

(with battery, without AC adaptor)

AC adaptor (EA-452V): Approx. 425g

AO adaptor (EA 4024). Approx. 12

Software : MS-DOS 3.30/GW-BASIC 3.22

battery: Approx. 800g

: Operation Manual (MS-DOS/GW-BASIC quic reference included)

Optional MS-DOS and GW-BASIC manuals

Manual

#### 2-2-2. Option

Internal Options: HO amount amount of the time in the

CE-451A color/monochrome CRT adaptor

color/monochrome 2 modes supported

color: CGA (640 x 200 pixels)

monochrome: MDA (720 x 350 pixels)

color/monochrome mode is selected by set-up functions.

Children demonstrated in

2 character sets (CG1/CG2) supported CG1: general รอริงกรีนสำรัช ย.กว่างกว

CG2: Denmark/Norway

CG1/CG2 is selected by short-pin switch on the card.

Serial (RS-232C) x 1 port (D-SUB 25pin, male connector)

dealer option

NOTE: Max. SIO 2 ports available when CE-451B installed.

1. Standard SIO (D-SUB 9pin, male connector)

NO MEDIANCE IN COMMISSION OF

2. SIO on the optional CE-451B SIO card (D-SUB 25pin,

--male-connector)

## CD-452B ROM disk card/her) holibud PD (Mo. 1917)

- used as max. 768KB ROM disk and school of

6 sockets for 1M bits EP-ROM

1M bits EP-ROM available on the market

- EP-ROM program in VAR

utility software and technical document supplied by SHARP

2 types of EP-ROM (mask ROM compatible or JEDEC type) available on the market

switchable by the slide-switch on the CE-452B card

the following EP-ROM/chips can be used;

	Mask-ROM compatible	JEDEC
Toshiba	TC571001D-20	TC571000D-20
NEC	μPD27C1000D-20	μPD27C1001D-20
Fujitsu	MBM27C1000-20	MBM27C1001-20
"jj <b>Mitsubishi</b> (1997)	M5M27C100K-20	M5M27C101K-20

with installation instructions 11 11 11 11

## CE-453B EMS memory card

- 1MB EMS 3.2 memory card and EMS 3.2 software
- with operation manual

## CE-451M modern card (for US/Canada only)

- mode/SIO.2 functions supported

mode: 300/1200 BPS; Bell 103/212A;

Hayes compatible command set

SIO: RS-232C x 1 port (D-SUB 25 pin, male connector) modem/SIO function is selected by set-up functions

dealer option

with installation instructions

NOTE: Max. SIO 2 ports available when CE-451M is installed and used as a SIO.

1. Standard SIO (D-SUB 9 pin, male connector)

1000 rayy or Post

A BURNETS OF THE

2. SIO on the optional CE-451M modem card (D-SUB 25 pln, male connector)

#### External options:

CE-452F 5-1/4" FDD unit (without SEEG)

- 5-1/4" FDD (360KB) x 1
- AC power

#### CE-451C carrying case

CE-451C carrying case

- soft case with shoulder strap

Manual:

CE-461S;MS-DOS/GW-BASIC manual set

- MS-DOS 3.3 manual
- GW-BASIC 3.2 manual SEEG options:

#### CE-460KE/F/W/M/S key top kit

- key top (E: 20, F: 25, W: 21, M: 21, S: 26 pieces)
- tool for pulling up the key top

CE-460SE/F/G/I operation manual

PC-4602/4641 operation manual.

(E: English, F: French, G: German, I: Italian)

NOTE: CE-451A Color/monochrome CRT adaptor (CE-451A) is a neity standard for SEC only. ; , , see the grant (1911)

Challe and those property

the secretary care for with pastages 3. The ease is expected

na se va a a de Maria Novembro de los en

Late N.

2-2. Specification

Walter 2 may all blury Jack 200 etc. ריים הרולון הו או המולבים המהלבים בי בי או או או או המהומים המהומים המהומים המהומים המהומים המהומים המהומים המ - המולו המהומים a beautiful to a William ton the bank.

Whitehouse share of lighter on beautiful a

in the state of the contract of the state of and the first of the property of the state o

PIN GONERAL LANG  $M^{(V_{\mathcal{A}},V_{\mathcal{A}})} = \{ g_{\mathcal{A}}^{\mathcal{A}}(\mathcal{A}) \mid \mathcal{A} = \{ g_{\mathcal{A}}^{\mathcal{A}}(\mathcal{A}) \mid \mathcal{A} \in \mathcal{A}_{\mathcal{A}}^{\mathcal{A}}(\mathcal{A}) \mid \mathcal{A} \in \mathcal{A}_{\mathcal{A}}^{\mathcal{A}}(\mathcal{A}) \} \}$ यांक्षत्र सारकांक्ष

No set Ago in the A TEMP of grand abreig Marine Charles Miles

 $P, \dots, P_{\mathcal{T}}$ pr 14 to 1 - 1.94 There is the 100

land the second of the second parties existing en existing exempt

- a experience of the second second 

transfer to the property  $(d-\alpha)^{-1} = (d-\alpha)^{-1} \log \frac{1}{2} = (d-\alpha)^{-1}$ 


man primarile sign more than and of the control  $r = \Delta (1/2) M_{\rm tot} / \Delta (1/2) M_{\rm tot} M_$ is all reform primarily

West attack artianic rankaloge??/ and dept to be

المحاورون والمنافح والمراجع والمنافع والمنافع والمنافع والمنافع والمنافع والمنافع والمنافع والمنافع en englischen Lange Germannen is

The state of the s of Point of American

1. 16 .



#### 3-1. Memory and I/O map

## 3-1-1. Memory map for the PC-4600 system




Fig. 3-1 Overall memory map

#### 3-1-2. IO/MAP

Register	IO Address
Emulated DMA Controller	00H0FH
V40DMA Controller	10H1FH
Interrupt Controller	20H3FH
System Timer - ,	40H5FH
PPI	60H62H
NMI Mask	A0HBFH
Asynchronous Communication (Secondary)	2F8H2FFH
Hard Disk	320H323H
Parallel Port	378H37FH
Parallel Port	3BCH3BEH
VIDEO IO	3B0H3BBH
VIDEO IO	3BFH
VIDEO IO	3C0H3CFH
VIDEO IO	3D0H3DFH
FLOPPY DISK 10	3F0H3F7H
Asynchronous Communication (Primary)	3F8H3FFH
V40 System IO	FFF0HFFFFH

### 3-2. Clock generator

The clock generator is included in LZ95H12, and connected with two crystal oscillators of 14.31818MHz and 20MHz.

The two clocks pass through the clock select circuit in LZ95H12, and one of them is outputted from X1 terminal to V40 X1 terminal. The details are shown in Fig. 3-2.





Fig. 3-2 Overall clock generate circuit

The frequency of the clock supplied from LZ95H12 X1 terminal to V40 is determined according to the states of bit 3 (OSCSPD1) and bit 2 (OSCSPD0) of the IO port (7BH) in LZ95H12 as shown below.



Assertion of the RESET signal will reset OSCSPD [0.1]. IF 8087 is not installed, ROM-BIOS sets OSCSPD0.

When setting OSCSPD0, the shift to frequency of 10MHz is made with no glitches, thus avoiding the need to reset the system.

#### 3-3. Reset circuit




Fig. 3-3 Reset control circuit

The SCM can be reset in one of the following two ways.

- When VGG turns on, a high state of signal is sent to the line ACL of the SCM from the differentiation circuitry composed of a capacitor and resistor.
- When the dip switch-1, located at the lower side of the machine, set ON, it causes the ACL input high to reset the SCM. Operation starts when it turned off.

With-depression of the ON/OFF switch while the machine is off or a hardware reset is given (simultaneous depression of CTRL, ALT, SETUP keys), VCC is turned active and RESET is forced high. The V40 synchronizes an async signal RESET with the internal clock and sends it out as an active high signal.

The former (RESET) is sent to the V40 and 50-pin slot, and the latter (RESET) to the LZ95H12, LZ93J21, TC8566F, 82C50AV, 34-pin slot, hard disk controller, and the expansion box connector to reset with.

#### 3-4. Interrupt control

Eight maskable interrupts and one non-maskable interrupt are provided.

- NMI is set high by the LZ95H12 when a specific I/O is accessed.
- Maskable interrupt may be caused in one of the following:

Number	Usage	Originating device
·· · 1 · · ·	Keyboard	LZ95H12
3	Asynchronous communication (Secondary)	thicocords.
4	Asynchronous communication (Primary)	INS82C50A
5	Hard disk	Hard disk controller
6	Floppy disk	TC8566F
. 7	Parallel printer	- LZ93J21-

### 3-5. Bus configuration

The PC-4600 system uses the forrowing two buses.

- 1) CPU (AD) bus
- 2) System Data (SD) bus

The bus configuration is shown in Figure 3-4.




Fig. 3-4 Bus configuration

### 3-6. Memory

#### 3-6-1. Block diagram




Fig. 3-5 RAM section block diagram

#### 3-6-2. LZ95H12 address assignment

RAS and CAS are generated from LZ95H12. RAS0 is set active if RAS is even address or RAS1 active if RAS is odd address.


CAS signal is assigned to CASO ~ CAS4 as shown in Table 3-1.

Table 3-1

		lnį	out						Output					
A19	A18	A17	A16	A0	REFRQ	RAS0	RAS1	CAS0	CAST	CAS2	CAS3	CAS4	ROMCE	
χ	Х	Х	Х	X	0	0	0	1	1	1	1	1	1	REFRESH
1	1	1	1	Х	1	1	1	1	1	1	1	1	0	F0000H-FFFFFH
0	0	0	Х	0	1	0	1	0	1	1	1	1	1	00000H~1FFFFH even
0	0	0	Х	1	1	1	0	0	1	1	1	1	1	00000H~1FFFFH odd
0	0	1	Х	0	1	0	1	1	0	1	1	1	1	20000H~3FFFFH even
0	0	1	Х	1	1	1	0	1	0	1	1	1	1	20000H~3FFFFH odd
0	1	0	Х	0	1	0	1	1	1	0	1	1	1	40000H~5FFFFH even
0	1	0	Х	1	1	1	0	1	1	0	1	1	1	40000H~5FFFFH odd
0	1	1	Х	0	1	0	1	1	1	1	0	1	1	60000H~7FFFFH even
0	1	1	Х	1	1	1	0	1	1	1	0	1	1	60000H~7FFFFH odd
1	0	0	Х	0	1	0	1	1	1	1	1	0	1	80000H-9FFFFH even
1	0	0	Х	1	1	1	. 0	1	1	1	1	, O	1	80000H~9FFFFH odd

#### 3-6-3 Memory access timing

Normal DRAM access



Same as ① for the timing of OE, WE, RAS, and MA.

Fig. 3-7 DRAM access timing (DMA memory write)

#### ③ ROM access





Fig. 3-8 ROM access timing

#### 3-7. 8087 interface

The interface log of 8087 is stored in LZ95H12. The signal connection is shown in Fig. 3-9.



#### 3-8. READY control circuit holtenvoltnos ಚಾರ .ಚಿ-8

S-C. Montonn

30 - 50

The signal READY=(RDYV40)=for=V40=is controlled=by=LZ95H12: LZ95H12 and LZ95J21 control EXTM, EXTIO, SLOCYC, and READY signals for the devices accessed. LZ95H12 determines the bus cycle according to these signals, to control RDYV40. The block diagram is shown in Fig. 3-10. atte box i caliatutation coshrioti at Cicane 6-4.




Fig. 3-10 Overall ready control signals

## 3-9. DMA control

Although the V40 has four DMA channels, two channels are used. DRQ2 and DACK2 are used for controlling the floppy.




Fig. 3-11 Overall DMA control signals

When the V40 starts to DMA after setting the TC8566F register, the TC8566F sets DRQ2 high. After the V40 receives this signal, DACK2 is set low to perform DMA transfer between the TC8566F and the memory.

DRQ3 and DACK3 are used for controlling the hard disk. DRQ3 is supplied from the LSI in the hard disk controller. When DRQ3 becomes high, V40 makes DACK3 low to perform DMA transfer between with the controller.

#### 3-10. Bus cycle generator (including LZ95H12)

#### 3-10-1. General

The LZ95H12 bus cycle generator produces the SYSCLK, ALE, STC, SMRD, SMWR, SIORD and SIOWR signals. It interprets the READY signal and drives the RDYV40 signal to control the number of wait states. The LZ95H12 determines the speed of the devices involved in the transfer. Devices are grouped into three speed categories:


- 1. fast AD bus devices:
- 2. fast SD bus devices; and
- slow SD bus devices.

Fast AD devices are the V40, the 8087, the LZ95H12, the system ROM the, system DRAM. Fast SD bus devices are those devices which are controlled by the LZ93J21 for which the SLOCYC signal is not asserted. This signal is sampled at the start of first T-cycle following the assertion of the SMRD, SMWR, SIORD or SIOWR. At 7.16MHz, this occurs at the start of T3. At 10 MHz this occurs at the start of the first TW. All other devices are slow SD bus devices.

There are three speeds of non-refresh cycles: fast, medium and slow. Fast speed cycle execute with no wait states, except for IO NMI trapping cycles, which take nine T-cycles. Medium speed cycles may also insert wait states in response to a reset READY signal. A special extended medium speed cycle that drives SYSCLK from CPUCLK is also implemented. At 7.16 MHz, the minimum medium speed cycle takes 5 T-cycles. At 10 MHz, the minimum medium speed cycle takes 6 T-cycles. Medium and slow speed cycles have the same timing until SLOCYC is sampled.

If the CPUSPD (107BH bit 1) bit is set, the bus cycle generator will only generate slow speed memory cycles. This is done to accommodate programs using software timing loops. Assertion of the RESET signal will reset CPUSPD. If CPUSPD is reset, then speed of the cycle is dependent on the slowest device involved. If the slowest device is a fast AD bus device then a fast speed cycle is generated. If the slowest device is a fast SD bus device, then a medium speed cycle is generated. Otherwise, a slow speed cycle is generated. When "speed: slow" is selected in the set up menu, CPUSPD = 1 (High)

There are two speeds for refresh cycle-fast and slow. If the EXTREF (IO7BH bit 6) bit is set, the bus cycle generator will generate a slow speed cycle. Thus DRAM on the SD bus may be refreshed. If EXTREF and CPUSPD are reset, then the bus cycle generator will generate a fast speed cycle. Thus any DRAM on the SD bus must provide its own refresh. Resetting EXTREF may result in as much as a 5% increase in system throughput. Assertion of the RESET signal will reset EXTREF. When the optional EMS card (CE-453B) is installed, EXTREF = 1 (High).



#### 3-10-2. SYSCLK Generation

For 7.16 MHz cycles, CLKOUT drives SYSCLK.

For 10 MHz fast speed cycles, SYSCLK is set during T2 and is reset during the rest of the cycle. For 10 MHz medium speed cycles, SYSCLK is set during T2, the first TW and T4 and is reset during the rest of the cycle. For 10 MHz extended medium speed cycles, SYSCLK is set during T2 and driven by CPUCLK for the rest of the cycle. For 10 MHz slow speed cycles, SYSCLK is set during T2, during the odd TW's and during T4 and is reset during the rest of the cycle. There are always an even number of TW's in a 10 MHz slow speed cycle. For 10 MHz cycles, SYSCLK is always reset during TI's and interrupt acknowledge cycles.

# 3-10-3. SWRD, SMWR, SIORD and SIOWR Generation

SMRD and SMWR are not asserted during non-refresh cycles that access fast AD bus memory devices. SIORD and SIOWR are not asserted during non-refresh cycles that access LZ95H12 internal IO devices or V40 internal private IO devices. SIORD and SIOWR are asserted during accesses to emulated MDA/CGA IO addresses. SMRD and SIOWR are not asserted during fast refresh cycles.

For 7.16 MHz cycles, the SMRD and SIORD signals may be reset during T2, T3 and TW. These signals are set during the rest of the cycle. The same is true for SMWR and SIOWR during non-refresh, non-DMA cycles. For DMA memory write cycles, the SMWR signal may be reset during T3 and TW. SIOWR is set during the rest of the cycle. For refresh and DMA memory read cycles, the SIOWR signal may be reset during T3 and TW. SIOWR is set during the rest of the cycle.

For 10 MHz fast speed cycles, the SMRD, SMWR, SIORD and SIOWR signals are set during the cycle. For 10 MHz medium speed cycles, the SMRD and SIORD signals may be reset during T3 and TW. They are set during the rest of the cycle. The same is true for SMWR and SIOWR during non-refresh, non-DMA cycles. For DMA memory write cycles, the SMWR signal may be reset during all TW's except the first half of the first TW SMWR is set during the rest of the cycle. For refresh and DMA memory read cycles, the SIOWR signal may be reset during all TW's except the first half of the first TW. SIOWR is set during the rest of the cycle. For 10 MHz slow speed cycles, the SMRD and SIORD signals may be reset during T3 and all TW's except the last TW. They are set during the rest of the cycle. The same is true for SMWR and SIOWR during non-refresh, non-DMA cycles. For DMA memory write cycles, the SMWR signal may

be reset during all TW's except the first TW and last TW. SMWR is set during the rest of the cycle. For refresh and DMA memory read cycles, the SIOWR signal may be reset during all TW's except the first TW and last TW. SIOWR is set during the rest of the cycle.

## 3-10-4. READY Interpretation and RDYV40 Generation

During fast speed cycles RDYV40 is set. RDYV40 is set during T1 and Ti.

For 7.16 MHz medium speed cycles, RDYV40 is reset during T2 and then READY drives RDYV40 during the rest of the cycle. For 7.16 MHz slow speed CPU/COP memory cycles, RDYV40 is reset during T2 and T3 and then RDYV40 is driven by READY during the rest of the cycle. For 7.16 MHz slow speed IO, refresh and DMA cycles, RDYV40 is reset during T2, T3 and the first two TW's and then RDYV40 is driven by READY during the rest of the cycle.


For 10 MHz medium speed cycles, RDYV40 is reset during T2 and T3 and then RDYV40 is driven by READY during the rest of the cycle. For 10 MHz slow speed CPU/COP memory cycles, RDYV40 is reset during T2, T3 and the first two TW's. READY is sampled at the start and the end of the odd TW's starting with the first TW. If READY is reset for either sample, then RDYV40 remains reset for two more T-cycles and READY is again sampled. If READY is set for both samples, then RDYV40 remains reset for two more T-cycles and is then set for the rest of the cycle. For 10 MHz slow speed CPU/COP IO, refresh and DMA cycles, RDYV40 is reset during T2, T3 and the first four TW's. READY is sampled at the start and the end of the odd TW's starting with the third TW. If READY is reset for either sample, then RDYV40 remains reset for two more T-cycles and READY is again sampled. If READY is set for both samples, then RDYV40 remains reset for two more T-cycles and is then set for the rest of the cycle.


#### 3-10-5, STC Generation


During fast speed cycles, STC is reset.

For 7.16 MHz medium and slow speed cycles, STC is driven by the inverted value of  $\overline{\text{TC}}$ .


For 10 MHz medium speed cycles, STC is set during the second and subsequent TW's and during T4 while  $\overline{\text{TC}}$  is reset. For 10 MHz slow speed cycles, STC is set during the third and subsequent TW's and during T4 while  $\overline{\text{TC}}$  is reset. STC is reset during the rest of the cycle.







1. 175 Part



#### 3-11. Printer interface

Fig. 3-12 shows a functional block diagram of the printer interface circuit. This circuit consists of the print data register, printer status port and printer control register.

The print data register, which is assigned at the I/O address 378H or 3BCH, stores data to be sent to the printer. The contents of this register can be read by the CPU at the I/O address 378H or 3BCH via the buffer.

The printer status port reads status information sent from the printer. This port is assigned at the I/O address 379H or 3BDH.

The printer control register stores control codes to be sent to the printer. This register assigned at the I/O address 37AH or 3BEH. Bit 4 of this register determines whether the  $\overline{ACK}$  signal from the printer makes enable or disable as the CPU interrupt signal. When this bit is HIGH, interruption is enabled.

The contents of this register can be read by the CPU at the I/O address 37AH or 3BEH.

Assignment of the printer interface I/O address to either 37XH or 3BXH is dependent on the state of PPSEL (parallel port select bit 4) of the PC-4600 register CFR (Configuration Register) which is assigned to the I/O address 7FH. If PPSEL is 0, the printer interface I/O address is assigned to 3BXH. If PPSEL is 1, the address is assigned to 37XH.

It is possible to disable the standard printer adaptor by resetting PPS (bit 1) of the PCR (Planar Control Register) I/O address 65H which is normally set on.

Table 3-2 shows the printer I/O address definition. Fig. 3-13 shows the printer timing chart.




Fig. 3-12 Function block diagram






Fig. 3-13 Timing chart

I/O Add	iress	Read/ Write	Bit	Description
65H		R/W	1	PPS.
				Enables the standard printer adaptor (normally set 1).
7FI	1	R/W	4	PPSEL (Parallel Port Select)
			THE CONTRACT OF THE PARTY	0: Printer adaptor I/O address
				is assigned to 36XH.  1: Printer adaptor I/O address
				is assigned to 37XH.
	PPSEL	R/W	0	Print data 0 (LSB)
звсн	0		1	Print data:1
			2	Print data 2
			3	Print-data 3 Panala a
	ĺ		4	Print data 4
378H	1		5	Print data 5
			6	Print data 6
		i	7	Print data 7 (MSB)
	PPSEL	R	0	Not used (0 read)
3BDH	-0		1	Not used (0 read)
e stem par en S		-4	2	0 or 1 read
1	,,	1:	. 3	ERROR read
379H	1		4	SELECT read
F 19	17.5		5	PEread
		!	6	ACK read
			. 7	BUSY read
	PPSEL	R/W:	0	STROBE written
3BEH	0		1	AUTOFD written
री ५ (निती १ 1,334 )		i	2	INIT written
			3	SEL written
37AH	1	٠.	4	IRQENA, 1: Enables interrupt request.
1	:::::	71	5	Not used (0 read)
61 (62) - (54),5	l . , .		6	Not used (0 read)
75 W	1111		7	Not used (0 read)


Table 3-2 I/O address definition

#### 3-12. Serial interface

As a standard, the PC-4600 has a serial interface which is assigned at the I/O address 3F8H through 3FFH or 2F8H through 2FFH.

Assignment of the serial interface I/O address to 3FXH or 2FXH is determined by the SCM (LU57832) output signal COM1/Z. When COM1/Z is at a low, the serial interface I/O address is assigned to 3FXH. If high, the address is assigned to 2FXH.

and declaration and



INT

10 MHz 51 OW oydd (10, DMA, 1¦1397<mark>,51897,1</mark>

Fig. 3-14 Serial interface circuit

The serial interface circuit consists of transmitter DS14C88, receivers DS14C89A and the UART (INS82C50A). The convert TTL compatible signals sent from the UART to -12V to +12V signals conforming to the EIA standard, and output them via the RS-232 connector. The convert the EIA level reception signal to the TTL level and send it to the UART. The functional configuration of the UART is programmed by software via the data bus.

The UART performs a serial-to-parallel conversion of data characters received from a peripheral device of a MODEM, and a performs a parallel-to-serial conversion of data characters received from the CPU. The CPU can read the complete status of the UART any time during the functional operation. Status information includes the type and condition of the transfer operations performed by the UART, and provides error conditions (parity, overrun, framing, or break interrupt).

The UART includes a programmable baud rate generator. Also the UART has a complete modern control capability and a processor-interrupt system that minimizes the computing time for handling the communications link.

When the CPU assigns one of the address 3F8H throu 3FFH or 2F8H throu 2FFH as an I/O address, the HIGH level CSCOMB signal sent from the VG901A (Gate Array) is emitted to the UART. The UART their selects the internal register to be ZORC connected to the data bus according to the state of the DLAB (Divisor Latch Access Bit). The DLAB is bit 7 of the line control register. Table lists the state of registers indicates at each I/O address, and the table lists the bit assignment of each register.

٠,	and the second of the	7.73	100 (4)	11.00	1: 14:	15" by 10	ita ta es	Maria de Caracteria de Cara
-	1/0	A2	A1	A0	SIORD	SIOWR	DLAB	Marie Valentinia
	Address	1.14	i	17		ATEN	3:53	and when the will add a sure to
2	3F8H or 2F8H	إلى الح	L,	بنارد	; k; ;	: He;	X	Receive buffer register.
	3F8H or 2F8H	Ł	L	L	Н	L	X	Transmit holding register
	3F8H or 2F8H	JL,		L.	*	1 ( <b>*</b> 2)))	. 1 .	Divisor latch LSB
1	3F9H or 2F9H		L	H.	*	*		Divisor latch LSB
	3F9H or 2F9H	Г	L	н	*	*	0	Interrupt enable register
	3FAH or 2FAH	L	Н	<u>L</u> .	*	*	Α.Χ	Interrupt identification register
1	3FBH or 2FBH	L	H,	Ή̈́	ការក្រែខ * រ	*	iim) m	Line control register
1	3FCH or 2FCH	Н	L	Ĺ	*	*	X	Modern control register
1	3FDH or 2FDH	Н	L	Н	*	*	Х	Line status register
	3FEH or 2FEH	Н	Н	L	*	*	Х	Modem status register

- \*: SIORD becomes LOW at read operation SIOWR becomes LOW at write operation
- X: Not applicable.

I/O Address	Bit	Description
3F9H or 2F9H	0	H: Enable data
Interrupt	1	H: Enable TX holding register empty
enable	_ `	interrupt
register	2	H: Enable receive line status interrupt
regiotor	3	H: Enable modem status interrupt
	4-7	Always LOW
3FAH or 2FAH	0	H: No interrupt pending
Interrupt	1	Interrupt identification bit 0
identification	2	Interrupt identification bit 1
register	3-7	Always LOW
3FBH or 2FBH	0	Word length select bit 0
Line	1	Word length select bit 1
control	2	Number of stop bit
register	3	Parity enable
	4	Even parity select
	5	Stuck parity
	6	Set break
	7	Divisor latch access bit (DLAB)
3FCH or 2FCH		Data terminal ready (DTR)
Modem	1	Request to send (RTS)
control	2	Out 1
register	3	Out 2
	4_	Loopback
	5-7	Always LOW
3FDH or 2FDH	0	Data ready (DR)
Line	1	Overrun error (OR)
status	2	Parity error (PE) Framing error (FE)
register		Break interrupt (BI)
	4 5	Transmit holding register empty (THRE)
	6	TX Shift empty (TSRE)
	7	Always LOW
3FEH or 2FEH	0	Delta clear to send (DCTS)
Modem	1	Delta data set ready (DDSR)
status	2	Trailing edge ring indicator (TERI)
register	3	Delta data carrier detect (DDCD)
5.5.5	4	Clear to send (CTS)
	5	Data set ready (DSR)
	6	Ring indicator (RI)
	7	Delta carrier detect (DCD)
	/	Delta carrier detect (DOD)

#### 3-13. Speaker interface

A small, permanent magnet speaker is used in the sound system. The speaker can be driven from one or two of sources.

It also can be driven by the SCM, CE-451M (modem).

- An LZ95H12 output bit
- A timer clock channel, output programmable within the function of the V40 timer. The timer gate can also be controlled by the LZ95H12 PPI output port.





Fig. 3-15 Speaker controll circuit

#### 3-14. RTC/CMOS RAM circuit




The SCM has a 32.768KHz crystal oscillator for the timer clock besides the program executing oscillator, and divided to cause an interrupt to the SCM itself at the given interval. Timer clock is counted in this interrupt routine and stored in the internal RAM (C-MOS RAM). This value can be read by the V40 via the LZ95H12 by means of handshaking.

For setup data are contained in SCM internal RTC and others, they can be read and written from V40 via LZ95H12 as handshaked with SCM, similar as RTC.

#### 3-15. FDD interface circuit

The FDD interface circuit supports two floppy disk units at a maximum. Fig. 3-16 shows the block diagram. A TC8566F floppy disk controller is used to interface the floppy disk units with the CPU.



NOTE: The 74HC157 is used to select between the built-in 3.5 inch FDD and optional 5.25 inch FDD for drive A in the set-up menu.

Fig. 3-16 FDD interface block diagram

#### 3-15-1. TC8566F floppy disk controller

The TC8566F floppy disk controller contains a VFO and peripheral logic circuit on a single chip.

Two control registers, main status register, and data register are on the chip. Table 3-3 shows the relation between address line and registers.

ATAL	CS	A7	8.0	۸E	A4	A3	A2	A1	AO	Function
AEN	65	A/	A6	A5						taurenou
H	Χ	Х	Х	X	Х	Х	Х	X	Х	
Х	Н	Χ	Χ	Х	Χ	Х	Х	Х	Χ	
Χ	Х	L	Х	Х	Χ	Х	Х	Х	Х	
Х	Χ	Х	L	Х	Х	Х	Х	Χ	Х	No selection
Х	Х	Х	Χ	L	X	Х	Х	Х	Χ	
Х	Χ	Х	Х	Χ	L	Х	Χ	Х	Χ	
Х	Χ	Х	Х	Х	Χ	Н	Х	Х	Х	
L	L	Н	Н	Н	Н	L	L	L	Ĺ	Prohibit
L	L	Н	Н	Н	Н	L	L	L	Н	Frombit
L	L	Н	Н	Н	Н	L	L	Н	L	Control register-0
L	L	Н	Н	Н	Н	L	L	Н	Н	Control register-1
L	L	Н	Н	Н	Н	L	H	L	L	Main status register
L	L	Н	Н	Н	Н	L	Н	L	Н	Data register
L	L	Н	Н	Н	Н	L	Н	Н	L	No selection
L	L	Н	Н	Н	Н	L	Н	Н	Н	INO SCIECTION

Table 3-3



## 3-15-1-12 Control register-0eyro EXPROTURE IS USED MOR OFF

This an 8-bit write only register, the librar grain search anapolog entire to be

	-14 J2-J-Ole-	1000	पुरानिक के सुर्वे के के जिल्ला है। विकास
Bit position	Symbol	Name	east is a <b>Significance</b> (state at 1) If yet is an edings only vert?
D7	MEN3	Motor enable-3	Control bit to control the
nors, they	la/serset	We free old MCB vi was all traces	motor in the No. 3 drive unit.
D6	MEN2	Motor enable-2	Control bit to control the
			motor in the No. 2 drive unit.
D5	MEN1,	Motor enable-1	Control bit to control the
ikati a ii		ny Artan and a sec	motor in the No. 1 drive
กรอ ประกา	ej jan tro også enti	4 deptem A 70879	
D4	MENO	Motor enable-0	Control bit to control the
			motor in the No. 0 drive
	· a	£. =: 1, E= 1	unit.
D3	ENID	Enable INT &	Used to set INTRQ and
	+	DMA request	DRQ2 into effect. When
		* 117	this bit is at a low. INTRQ
			and DRQ2 stay inactive.
D2	FRST	Not FDC reset	Used to reset the internal
200100		•	FDC. When this bit is 0,
			the FDC block is reset.
D1	DSB	Drive select B	Used to select FDC.
D0	DSA	Drive select A	The following is selected
			with DSB and DSA.
		'	(0, 0): No. 0 drive unit
			(0, 1): No. 1 drive unit (1, 0): No. 2 drive unit
Ame Lin	Histo.	hatalow, i Popalou ini	(1, 1): No. 3 drive unit
		the second of the second	But, if CDS is low, those
			bits are not in effect and
	.1.	twik Aroki poslesa.	bits are not in effect and
			the internal FDC select sig-
	ľ		nal becomes effective. All
6 30.22° 34	50 J. S		bits will be cleared when
			RESET is set high.
Mark August marks		1 27 Mg Chris them 1 1 mg	

All bits will be cleared when RESET is set high. Table 3-4

#### 3-15-1-2 Control register-1:A

This an 8-bit write only register.

İ			er er manner kan til kaltine
Bit position	Symbol	Name 1	Significance
D3 114	≥1 <b>©3</b> 99	Control-5	These bits are open to user. Bit state appears on
D4	C4	Control-4	C5 and C4.  If C4 is connected with MIN, for instance, the minifloppy disk can be changed to the standard floppy disk by means of software.
talagan ku mp	gà Âđ	Standby mode	This bit indicates standby mode. Standby mode would not occur when this bit is at 0.
Do	FDCTC	FDC terminal counter	Used to control the FDC terminal count. When data transfer is terminated in the non-DMA mode, the terminal count is sent to the internal FDC block in reference to this bit.

Table 3-5

All bits will be cleared when RESET is set high. For data bus, D7, D5, D3, D1, are bit enable signal for D6, D4, D2, and D0, it is possible to change bit independently. For instance, writing 03H changes only FDCTC to 1 without changing the contents of C6, C4, and SBM.

## 3-15-2. Interfacing the FDC register with CPU

Interfacing the FDC register with CPU

The FDC has two registers which can be accessed by the main system processor. The one is main status register and the other is data register. The main status register indicates the FDC status information and can be accessed at any time. The 8-bit data register stores data, command, parameter, and FDD status. Data byte is written in the data register or read from the data register for programming or to obtain the results after command execution. The main status register is read only to facilitate data transfer between the FDC and the processor. The following shows the relation among the main status register, data register, IOR, IOW, and CS.

#### Condition: A7=A6=A5=A4=A2=1, A3=A1=0. AEN=0

- CS	- A0:-	IOR,	IOW	Function
Low	Low	Low	Low	Prohibited and a story
Low	Low	Low	High	Main status register read
Low	Low	High	Low	Prohibited 10% 10 10 10 10 10 10 10 10 10 10 10 10 10
Low	High	Low	Low	Prohibited
Low	-High-	Low	High	Data register read
Low	High	High	Low	Data register write

Table 3-6

Each main status register bit is defined as in Table 3-7.

The main status register bits, RQM and DIO, indicate whether the data register is ready or which direction data are on the data bus.




Fig. 3-17 Main status register timing

A (DIO=low, ROM=high) than appart heriton, harmon and

Data register is enabled to write by the processor.

B (RQM=low)

Data register is not ready.

C (DIO=high, RQM=high)

Data register is read by the processor and a next data byte is already on.

Alterial Com

SECURIO MENTE CALCADA DE CALCADA

Commence Additional Control

a 1. 101 (14 V.)

Bit Position	Symbol	Name	Significance
D7	RQM	Request for master	Indicates that data are sent to the processor from the data register, or it is ready to receive data from the processor.
D6	DIO	Data input/output	Indicates data transfer direction when transferring data between the data register and the process or. A high on this line indicates that data are transferred from the data register to the processor. A low on this line indicates that data are transferred from the processor to the data register.
D5	NDM	Non-DMA mode	Indicates that the FDC is in the non-DMA mode. This bit can be active only in the execution phase of the non-DMA mode. A low on this line indicates that the execution phase has been completed.
D4	CB	FDC busy	This bit is set when a read- wirte related command is in execution or during ex- ecution of command phase or result phase.
D3	D3B	FDD3 busy	Indicates that the NO. 3 drive is in the seek mode.
D2	D2B	FDD2 busy	Indicates that the NO. 2 drive is in the seek mode.
D1	D1B	FDD1 busy	Indicates that the NO. 1 drive is in the seek mode.
DO	D0B	FDD0 busy	Indicates that the NO. 0 drive is in the seek mode.

Table 3-7. Main status register

The FDC may execute 15 different commands. Execution takes place with a multiple byte transfer by the processor, and results after command execution is indicates after multiple byte transfer to the processor. For multiple number of bytes are transferred between the FDC and the processor, it may be assumed to constitute the following blocks.

Command phase:

The FDC receives from the processor information required for the given operation.

Execution phase:

The FDC executes the given command.

Result phase:

After completion of the operation, the result status information are sent to the processor.

During execution of command phase and result phase, the processor needs to read the main status register before the byte information is written in the data register or read byte information from the data register. In order to write command and parameter bytes in the FDC, the main status register bit D7 must be high and bit D5 low. For majority of commands requires a multiple bytes, the main status register must be read before transferring bytes to the FDC. Also, the main status register bits D7 and D5 must be high before reading bytes from the data register during execution of the result phase. For the command phase and result phase, the main status register must be read before transferring bytes to the FDC, but may not be required necessarily for the execution phase. When the FDC is in the non-DMA mode, receive of data bytes (when the FDC is reading data from the FDD), INT (INT=1) is caused. If IOR (IOR=0) is issued, it not

only send data on the data bus, INT may also be reset. However, if the processor may not be fast enough to handle the interrupt (within  $13\mu s$  in the MFM mode), the main status register is interrogated. The bit D7 (RQM) function as INT. In the same manner, INT may be reset with  $\overline{IOW}$  while write command is in execution.

INT is not issued while the execution phase is being executed when the FDC is in the DMA mode. The FDC issues DRQ (DMA request) when data bytes are ready, to which the controller set DAC low (DMA acknowledge) and IOR low to respond to it. DRQ is reset when DMA acknowledge is set low for a read related command. For a write related command, IOW functions the same as IOR. An interrupt is request upon completion of the execution phase (TC received) which indicates the start of the result phase. After reading the first data byte in the result phase, INT is forced to reset. In the result phase, all data bytes shown in the command list must be read. For instance, in the result phase of read data command, there are seven data bytes. In order to finish the read data command, these all seven data bytes must be read. Otherwise, the FDC may not receive a new command. For other commands, all data bytes must have been read in the result phase. The FDC has five status registers. The above mentioned main status register may be read at any time by the procesor. Four result status registers (ST0, ST1, ST2, ST3) can be used only in the result phase and can be read at the termination of command. Size of the result status register depends on the command executed. Sequence of data bytes sent to the FDC in the command phase and data bytes read from the FDC in the result phase is as shown in the command list. In other words, a command code must be first sent, to be followed by other bytes in the given order. So, nothing could be short for the command phase and the result phase. When the last data byte of the command phase is sent to the FDC, the execution phase takes place automatically. Similarly, after reading the last data byte in the result phase, the command automatically terminates and the FDC becomes ready to accept a next command.

#### 3-16. Keyboard interface




Fig. 3-18 Overall key signals

The SCM issues strobe through KSTR0-10 at every 6ms to scan the level on KSEN0-7 to sense key depression. The code is sent to the LZ95H12 on KDATA with a clock on KCLK. The following shows its timing.



After receiving the code in the shift register, the LZ95H12 turns IRQ1 high with which the V40 read the data from the LZ95H12. (2) Keyboard LEDs (CAPS LOCK, NUM LOCK, SCRL LOCK)





Fig. 3-19 Keyboard LEDs

LED is activated after the SCM receives the command sent from the V40 via the LZ95H12. Communication between the LZ95H12 and the SCM is carried out by handshaking. The data are sent on four bidirectional bus ICP0-3. The signal CPUHS is used from the LZ95H12 for handshake control and SCMHS from the SCM. The figure below shows an example of data transfer.



#### 3-17/LCD control circuit 1911 and letely with the about the state of the the precise only notine test enough to handle the interest (within

3-17-1: I/O mapping a second state of the MDA and ATT (CGA).

	ATT (CGA).			e eaglite a constant and the later being and are and a second
	() I/O Address	Read/ Write	Bit	Ten 7 Color Description I at 18 ft a
	AWO <b>#77H</b> jeset	R/W	11 <b>0</b> 11	DATT (CGA/MDA). has for abligation
	en et tymbar al en et tymbar al	1	23 05	DibaATT (CGA) (Modey : 05/MDA) DMode(1955) 15/70 (Joseph 1997)
	Contact (provident C et et sykholiste ont	Libras	4	RVVD (Reverse video) 10011 100
	78H ****************************	R/W		CURBLKo, 1 (Cursor Blink Rate 0, 1)
	ni i varel i selega Bolski alisba novec Tomoros	6.3 Syst	,;;; <b>5</b> ;;,	0; Steady 1: 1/64 S blink 2: 1/32 S blink 3: 1/16 S blink
	Abitadinga wang Resolati daan		2.6	ATTBLK0, 1 (Attribute blink Rate
	лакия із влойнями з	rida i	IT .er	tki <b>0, ti)</b> ablaka uvii ala 100 ( on 10 ne u)
	Buren reall agest. Buren rell a 1960 -	ng ad mga a	¥: <b>7</b> ≃: i iako	0: Steady 1:1/64 S blink::::: 2:1/32 S blink 3:1/16 S blink
	Index Register	W	0	(IDX0 (Index Address 0)
	3B4H (ATT=0)		100	IDX1 (Index Address 1)
	3D4H (ATT=1)	wil.	2	IDX2 (Index Address 2)
	id ald perm	rt st	3	IDX3 (Index Address 3) IDX4 (Index Address 4)
J	Por Brainesi SABO ( Normalia di Kamada)	lysteria.	5	Not used
	u a li Martin du cin Distantin La cin Distantin Li Santo	11 (17%) V	6	Notused
	adh on siver a		". <b>.7</b>	Not used
١	Data Register	W	0, 1	CSSL0 (Cursor Start Scan Line 0)
ı	3B5H (ATT=0)		1 5	CSSL1 (Cursor Start Scan Line 1)
Į	3D5H (ATT=1) (Register		2 3	CSSL2 (Cursor Start Scan Line 2)
	Address=0AH)	J	4	CSSL3 (Cursor Start Scan Line 3) CSSL4 (Cursor Start Scan Line 4)
1		Ì	5	CSSL5 (Cursor Start Scan Line 5)
ŀ			6	CSSL6 (Cursor Start Scan Line 6)
ı			7 ::	Not used
Į	Data Register	W	0	CESL0 (Cursor End Scan Line 0)
۱	ODELL (ATT O)	ĺ	1	CESL1 (Cursor End Scan Line 1)
ı	3B5H (ATT=0) 3D5H (ATT=1)	e distri	2.5	CESL2 (Cursor End Scan Line 2)
ı	/Decision	ni da	4	CESL3 (Cursor End Scan Line 3) CESL4 (Cursor End Scan Line 4)
ľ	Address=0BH)	Marie 1	5	CESL5 (Cursor End Scan Line 5)
ı	11 117 111 1 (1157.91); 11 1	1 -2-1.	6	CESL6 (Cursor End Scan Line 6)
Į			7	Not used
ı	Data Register	W	0	DSA8 (Display Start Address 8)
١	3B5H (ATT=0)		1	DSA9 (Display Start Address 9)
1	3D5H (ATT=1) (Register	Mens.	3	DSA10 (Display Start Address 10)
	Address=0CH)		4	DSA11 (Display Start Address 11) DSA12 (Display Start Address 12)
	35075		5	DSA13 (Display Start Address 13)
		]	6	Not used
L	Ye 2.1		7	-Not used
ľ	Data Register	W	0	DSA0 (Display Start Address 0)
1	3B5H (ATT=0)		1	DSA1 (Display Start Address 1)
	3D5H (ATT=1) (Register		2	DSA2 (Display Start Address 2)
	Address=0DH)	: i	4	DSA3 (Display Start Address 3) DSA4 (Display Start Address 4)
ŀ	nd food 'n selie o	100	5	DSA5 (Display Start Address 5)
ŀ		18 ii. il.	6	DSA6 (Display Start Address 6)
L	3	e a ta di	5. <b>7</b> 36	DSA7 (Display Start Address 7)
ľ	Data Register	R/W	0	CSA8 (Cursor Address 8)
ľ	3B5H (ATT=0)		1	CSA9 (Cursor Address 9)
	3D5H (ATT=1)		2	CSA10 (Cursor Address 10)
ı	(Register Address=0EH)		3 4	CSA11 (Cursor Address 11) CSA12 (Cursor Address 12)
ĺ		1	5	CSA13 (Cursor Address 13)
l			6	Not used
L			7	Not used


1				
	I/O Address,		Bit	oatisti Description, a sid-
1	Data Register	R/W	0	CSA0 (Cursor Address 0)
Į	3B5H (ATT=0)	:: : : : : : : : : : : : : : : : : : :	11	CSA1 (Cursor Address 1)
- [	√3D5H (ATT=1).			CSA2 (Cursor Address 2)
- 1	(Register	OUNCE	3	
١	Address=0FH)	469 NG 1	- 4	CSA4 (Cursor Address 4)
1	trienni silo	delin.	5	CSA5 (Cursor Address 5)
1	gendarak regi	v radalit	6	CSA6 (Cursor Address 6)
ļ	i Bah mali mar	A. E	# 16 m	CSA7 (Cursor Address 7)
+	3B8H,,		-0	Not used
١	(ATT=0)	(Apr)	.31	Not used
ı	amid problem	high o	2	Not used
	offsh will no	17 14.	:: 3	0: Video disabled, 1: Video enabled
-1	инаворы И			Not used
	eral constraint of		. 5	MSB of attribute is 0: intensity,
1	Coursel of all levels	MIND	hali .	1: blink
	11 12 14 14 14 17 17 17 17 17 17 17 17 17 17 17 17 17	7577	6	Not used
ľ		i işar	. 7	Not used
	. # 24 <b>3D8H</b> #; jg.:	W-	. 0	0:40 x25 Alpha, 1:80 x:25 Alpha
ľ	(ATT=1)	i gland	1.1	0: Character Mode,
ı	901. 31 Mad 1 - 370/0			1: Graphics Mode
ŀ	all to a sign		2	Not used
ľ			3	0: Video disabled.
1		Ī	-	1: Video enabled
	and the second		4	Not used
ı			5	MSB of attribute is 0: intensity,
ľ				1: blink
l			6	Not used
ı	in the world		7	Not used
r		R	0	Horizontal sync
ľ	(ATT=0)	17.14	1	Not used (0 read)
ı	(1111-0)			Not used (0 read)
ı	1.0	1	3	Black/white video
	i		4	Not used (0 read)
Ĺ			2 3 4 5 6	Not used (0 read)
ı			6	Not used (0 read)
		· 1	7	Not used (0 read)
H	3D8H	- D		
ŀ	(ATT=1)	R	( 0 j	Display enable
	(0.1=1)		2	Not used (0 read)
۱			3	Not used (0 read)
l		10 1	ا ر	Vertical sync
	and the second	, [	5	Not used (1 read)
١.	المرجينين كموادين	. [		Not used (1 read)
			6	Not used (1 read)
H	oprii.	No.		Not used (1 read)
1	3DEH	W	0	640 x 200 APA 0: two 16K alpha
1	/ATT 41			pages, 1: one 32K alpha page
	(ATT=1)		1	Not used
ĺ			2	Not used
			3	0: Select low page,
				1: select high page
l			4	Not used
l			5	Not used
	;		6	0: underline disabled,
			1	1: underline enabled
	يمانيون المعجورة والمحتورين	ر ادائرو	7	Not used

#### 3-17-2. VRAM mapping

The LCD control circuit has four 256K-bit (64 x 4-bit) DRAM chips which are used for VRAM, character generator table, and system work area. A 4KB area is used as a VRAM (display buffer) in the MDA mode, or 16KB in the CGA mode, or 32KB in the ATT mode. The ATT mode is an expanded version of the CGA mode which supports 640 x 400 APA mode.

The figure next shows the display buffer memory allocation in each mode.

The 4Kbytes monochrome adapter display buffer is mirrored into eight different address 4Kbytes address ranges. The 16Kbytes graphics adapter display buffer is mirrored into two 16Kbytes address ranges.



#### 3-17-2-1. Text mode

- 80 x 25 text (MDA)
- 80 x 25 text (CGA/ATT)
- 40 x 25 text (CGA/ATT)

The LCD control circuit supports the text 80 x 25 MDA alphanumeric mode and 80 x 25/40 x 25 CGA/ATT alphanumeric mode.

Every character to be displayed has one byte of character code with one byte of attribute. The attribute has four functions described next.

Ba	Background			regrou	nd	Display mode
R	G	В	R	G	В	
0	0	0	0	0	0	Non display
0	0	0	0	0	1	With underline
0	0	1	1	1	1	Normal display
1	1	1	0	0	0	Reverse display




Fig. 3-21 Attribute assignment




Fig. 3-22 VRAM map in the 80 x 25 text mode (MDA)





Fig. 3-23 V-RAM map in the 80 x 25 text mode (ATT)




3-17-2-2. Graphics mode

- 320 x 200 graphics (ATT)
- 640 x 200 graphics (ATT)
- 640 x 400 graphics (ATT)

The LCD circuit supports the 320 x 200 graphics mode, 640 x 200 graphics mode, and 640 x 400 graphic mode.

And this circuit uses black for the foreground color and white for the background color in both 640 x 200 and 640 x 400 graphics modes. Each-pixel in the 320-x-200 graphics mode is presented by a 2 x 2 block of LCD screen pixels.



640 x 200, 640 x 400 graphics mode Fig. 3-25 Bit assignment

Fig. 3-28 V-RAM map in the 640 x 400 graphics mode.

An experience of the Company of the

g to ware 17

in the second of 
eberta a service de la compensa de


品材件

morning in on the Advisory on,

## **CHAPTER 4. LCD UNIT**


#### 4-1. Structure

A 640 x 400 full dot graphics display unit is employed for the LCD unit which consists of a printed circuit board that contains the LCD panel and its electronic circuits, an electrically connected film carrier LSI chip, and a mechanically held plastic chassis, and a bezel.



## 4-2. Operational theory

Circuit block diagram and interface signals are shown in the figure next.



#### Interface signals

Pin NO.	Symbol	Description	Active signal level
1	S	Scan start signal	"H"
2	CP1	Input data latch signal	$H \rightarrow L$
3	CP2	Data input clock signal	H→L
4	Vcc	Logic circuit power supply (+5V)	
5	GND	Ground	
6	VLCD	Liquid crystal drive power (-)	_
7	LCDU0	Display data signal (upper half)	H(ON), L(OFF)
8	LCDU1	"	"
9	LCDU2	"	"
10	LCDU3	"	"
11	LCDL0	Display data signal (lower half)	H(ON), L(OFF)
12	LCDL1	.17	. "
13	LCDL2	"	"
14	LCDL3	"	"

The display screen of this unit is configured of 640 x 400 dots two screens, each screen driven with 1/200 duty.

An 80-pin LSI is used for the LCD driver that consists of a shift register, latch, and LCD drive circuit.

Data are inputted for each line (640 dots) of the screen. From the left side of the screen, 4-bit parallel data are sent one at a time via the shift register with the clock pulse CP2. When the 640 dots data have been received for one display line, the data are latched as a parallel data with respect to the 640 signal electrodes at a high to low transition of the latch signal CP1 to send the drive signal by the drive circuit to the corresponding electrodes.

For the scan start signal S has been transferred at the first line to display the data by the combination of the LCD scan electrode and the signal electrode address voltage.

While the first line data are being displayed, the second line display data are received. Upon completing transfer of 640 data, it will then be latch at a high to low transition of CP1 to change it to display the second line.

In this way, data input are repeated to the 200th line from top to bottom using the multiplexed method. After completion of one screen (one frame), data are then received from the first line again. The scan start signal S is the scan signal to drive horizontal electrode.

For it causes the liquid crystal elements to deteriorate because of chemical reaction if DC voltage is added to the LCD panel, the drive signal waveform must be inverted at every screen in order to avoid generation of DC voltage. The circuit employed to do this is the async M signal circuit from which generated the drive waveform AC signal M

Because of the characteristics of the CMOS driver LSI, power consumption increases as CP2 clock frequency increases. Therefore, it incorporates four shift registers to transfer the 4-bit parallel data via these shift registers to decrease the CP2 clock data transfer speed. In this circuit, a 4-bit display data (LCDU0 ~ 3 for upper half screen and LCDL0 ~ 3 for lower half screen) are supplied through the data input lines.

To further abate the power consumption, it also has a data input bus line system which comes operating only when appropriate data are received.


The following shows the screens signal electrode data inputs vs. driver LSI chip select signal.

The driver LSI of the left end screen is first elected. When the 80-dot data (20CP2) has been supplied, the driver LSI adjacent to right is then selected. This continues until the data are sent to the driver LSI at the screen right.

This process occurs simultaneously for signal electrode signal LSIs of both screens. In this manner, data of both screens are supplied via 4-bit bus line starting from the left end of the screen.


For the graphics display unit does not contain the refresh RAM, it becomes necessary to input the data and timing pulse when the screen is still

The following shows the dot table of the display, data input timing chart, and input signal timing.



NOTE: 1 and 2 indicate first horizontal dol and second do

Display dol chart



Parameter	Cumbal		Heit		
raiameter	Symbol	MIN	- TYP	MAX	Unit
Frame cycle	TERM	13.15		16.94	ms
Clock cycle	TCP2	342			ns
"H" level clock width	tcwn	145			ns
"L" level clock width	tcwl	145			ПS
"H" level latch clock width	tlwh	130			п\$
Data setup time	tsu	100			ns
Data hold time	· tH	100			ns
Clock allowable time from CP2 ↓ to CP1 ↑	ts21	0			ns
Clock allowable time from CP1 ↓ to CP2 ↑	ts12	0			ns
Clock rise and fall time	tr, tf			50	ns

la empleia a meet. That are not there is on the book of the day that are each some a direction with 18,000 duty.


 of part (Si is erect for the CO) cover that except of a child religious lates one of the date distribution.

The Lie appriced as a condense perforded and consequences of Theracille 1.77 and the expense of the personal and the second consequences of the personal and the expense of 


## CHAPTER 5. HARD DISK INTERFACE & HARD DISK DRIVE

#### 1. HARD DISK INTERFACE

#### 1-1. Block diagram



### 1-2. Host Inteface (20509B)

The ECC/CRC block generates and checks the ECC or CRC bytes that are appended to the disk-sector ID and data fields.


When the floppy format is selected, both ID and Data fields will use the serial implemented polynomial.

Four CRC and ECC polynomials are available depending on the setting of internal register's bit.

The Host/Buffer Interface consists of an 8-bit data bus a 13-bit address bus addressifing up to 8K bytes external RAM and various control signals.

The Microprocessor Interface consists of an 8-bit multiplexed address/data bus, and 8-bit demultiplexed address bus and various microprocessor bus control signals.

The Drive Interface contains the serial data lines to and from the disk (or encode/decode circuitry) and various control signals needed during reading and writing.



**BLOCK DIAGRAM** 

# 1-3. Memory controllor/programmable data sequencer (20531)

The figure above illustrates a conceptual block diagram of the Memory Controller/Programmable Data Sequencer. It includes the main internal logic blocks and the Interface blocks. Each of these is described below.

The Registers/Control block contains 2 groups of 8-bit internal control registers and associated control logic.

One group of registers is used for the Memory Controller section of the chip, the other group is used for the Programmable Data Sequencer section. Some of these registers may be individually written to by the microprocessor to initialize the parameters that control data transfer, and to initiate the data transfer command. The other registers may be individually read by the microprocessor to obtain status information about command execution.

The Address Generator block outputs addresses to the RAM buffer memory during the transfer of data between buffer & host, and between buffer and disk. The Address Generator automatically increments the address value to point to the next location in the buffer after each byte of data has been transferred.

The Serial/Parallel Data Converter block translates between the serial NrZ form of data used to and from the disk drive, and the byte-parallel form used on the host memory bus. High speed shift registers are used to perform the conversion.

#### 1-4. RLL modulation and demodulation (20527)

The RLL modulator/demodulator modulates the NRZ serial data into 2-7 code serial data transferred from the 20513, to create data to be written on the disk.


On the contrary, the 2-7 code read from the disk are demodulated in to the NRZ serial data to be transferred to the 20513.

20527 includes VCO to select data demodulation VFO control and clock

Shown below is the table for the NRZ and 2-7 code conversion.

NRZ DATA	2-7 CODE
01	0100
00	1000
111	000100
100	001000
101	100100
1101	00100100
1100	00001000


#### 1-5. SEEK operation



When D-SEL becomes low with the head locating in the shipping zone, the drive returns to the cylinder which was formerly accessed. When the process is completed, the SEEK-COMP is made low. The microcomputer confirms this signal to set DIR IN for instructing the moving direction of the head. After setting DIR IN, STEP pulses are applied in accordance to the movement of the cyclinder. When the SEEK COMP becomes low, the SEEK operation of the cylinder is completed.

(Note) The HEAD SEL which selects HEAD 0 or 1 is specified almost simultaneously with the D-SEL.

14.5%




#### 1-6. READ operation

BALAGO A PER MIL TERMINE


what is been aways and invitable

rollfull NoAsy (1897) - Septido (1897) o y


الرود دويدة الإثماري الإحادة برواؤيته الدينا وأربأ عا إناجا بديوهم بتقويب كالرملائي بالاستاها فالمانية



- After seeking the cylinder when S-SEL becomes low, the RD-GATE becomes high and the serial data from NRZ OUT are converted into 8-bit data. This operation is repeated until the target sector is found. When the target sector is found, 512-byte data is input to make D-SEL high, completing READ operation.
- R-DATA : Written data are output in the 2-7 system from the drive.
- o DF-SEL : Signal to access the drive.
- CLK in the control Data output obtained by converting 2-7 data into bi-NRZ-OUT in nary codes. (Supplied at CLK rising edge.)
- RD-GATE : Validates CLK/NRZ-OUT data.
- 9 AMF : Becomes high when detecting 8T missing pulse, and
  - becomes low at RD-GATE falling edge.
- SERVO : 17 units are provided for one cylinder, and 2 sectors
  - GATE for 1 pulse.
- INDEX : Indicates the head of the cylinder.




#### 1-7. WRITE operation





- When the target cylinder and sector are found by READ operation, WRT-GATE become high to write data.
- CLK : Binary data are synchronized with CLK falling edge
   NRZ-IN to provide 20527 input.
- WRT-GATE: Validates data supplied from NRZ-IN.


#### 1-8. Write retry

With the JD-3848H0S0 40M hard disk, a write fault is asserted immediately after the servo gate signal against vibration and impact received during write. On the other hand, the controller makes a maximum eight retrials against a write fault.










## 1-9. Motor on/off command




## (1) Fig.1 shows the motor on/off sequence.

## Motor startup timing is discussed next.


- When the motor is at halt, a maximum 10 seconds are required before the drive becomes ready; the time before the motor on command completion status is received after the motor on command was issued.
- ② If the motor off command was issued continuously along with the motor on command while the motor is running, a maximum 15 seconds are required before the motor on completion status is obtained after the motor on command was issued.

### (2) Motor auto-off timer

- ① The auto-off timer can be programmed from 5 to 2 minutes 15 seconds (01~FF hex) in an increment of 5 seconds. When "00" is given, the timer is set infinitive, that is, the auto-off mode turns invalid.
- When a command that deselects the drive such as read and write is issued, the auto-off times is started to decrement upon the time the deselect is commanded.



## 1-10. Formatting chart



#### 2. HARD DISK DRIVE

## 2-1. Hard disk drive unit specifications

aton to adom our timb bowns of it would wish the personal

to all Robbins rapolitics

distribution and the state of

and the public design of the company of the company

## 2-1-1. Parts number of the drive JD3848H00

## 2-1-2 Disks a man barra unceput in crant Politics of

Disks (1947) (2.00) of being a character of off off the America Cylinders to that (6:15+1; (spare) has to produce the programment of the Total tracks 2460+2 (spare)

ding on the second of the second in the second in the second of the second in the seco **Physical** 4 heads Logical B heads

## 2-1-4. Maximum storage capacity

Unformatted 53.26M bytes **Formatted** 42.89M bytes

## 2-1-5. Recording method

2-7 RLL Data transfer speed 7.5M bits/sec Recording density 25610 BPI Recording density 17073 FCPI Track density 941 TPI

#### 2-1-6. Spindle motor

Revolutions 2592.6 rpm Mean wait time 11.57 msec Startup time 10 sec, max.

#### 2-1-7. Format

(Physical sectors/physical tracks) 17 Formatted sectors/physical tracks 34 Formatted sector size 512 bytes

## 2-1-8. Access time (average at 25°C, rated voltage including settling time)

18 ms, track to track 45 ms, average 75 ms, full stroke broken and the

## 2-1-9. Operating environments

#### Operating temperature (small temperature controlled chamber)

0~50°C (55°C maximum at the top plate of the drive), or 65°C maximum subject to test conditions given in separate page.

### Non-operating temperature

-20~60°C



#### Storage condition (packaged)

-20-60°C, within 1,000 hrs

#### Cycle storage (packaged)

Within 1 hour, 5 cycles at limited temperatures

#### Temperature slope

15°C/H maximum when operating or 20°C/H maximum when not operating

#### Operating humidity

20~80%RH (wet ball at 29°C, maximum), without moisture condensa-

#### Non-operating humidity

10-80%RH (wet ball at 29°C, maximum), without moisture condensa-

#### Environmental air

Must be free from corrosive gas and salt.

40dB maximum during standby (A), slow 50dB maximum during seek (A) slow

NOTE: Measuring direction

1 meter above the drive unit

Measuring conditions

Room temperature, room humidity,

rated voltage

#### 2-1-10. Reliability

MTBF **MTTR**  20,000 hrs 30 minutes

P.M.

None

Life

5 years 20,000 start/stop

CSS Media defects

27 maximum excluding the cylinder 0

Defect size

Error rate

11 bits maximum

10<sup>-10</sup> maximum Soft error (NOTE)

Hard error

10<sup>-12</sup> maximum

Seek error

10<sup>-6</sup> maximum

NOTES: (1) Recoverable after 4 retries for a soft error.

(2) Unrecoverable after 4 retries for a hard error.

(3) Above retrial errors are on the same cylinder without in-

cluding recal.

#### 2-1-11. Shock resistance

Operating

During write

5G, 10 ms (all axial directions) (half sinusoidal

waveform) (without hard error)

During read

5G, 10 MS 10 ms (all axial directions) (half

sinusoidal waveform) (without hard error)

Non-operating

70G, 10 ms (all axial directions) (half sinusoidal

waveform)

#### 2-1-12. Vibration resistance

Operating

5~10Hz, 1.0mm, full amplitude

10~500Hz, 0.2G, peak

Non-operating

5-10Hz, constant deviation, 10.16 mm

(all directions)

10-500hZ, 2.0G, peak

Sweep speed

1 Oct./minute

#### 2-1-13. Altitude

Operating

0~2400 meters

Non-operating

0~7600 meters

#### 2-1-14. Weight

(Shield cover inclusive)

790 grams, typical

#### 2-1-15. Physical dimensions

Attachment-1

### 2-1-16. DC power (HDD only)

	Allowable error	Allowable ripple	Consumption current (max.)
+12V	±0.6V	100mVp-p	150mA (200mSec.)
+5V (MOTOR)	±0.5V	200mVp-p	1,300mA
+5V (LOGIC)	±0.25V	100mVp-p	150mA

Ripples are sinusoidal waveform of 20Hz to 120Hz and white noise of 10Hz to 1MHz.

## 2-1-17. Power consumption (25°C ±2°C, rated voltage)

(Maximum)

Motor on:

Read 2.5W Wrote 2.8W

5.1W (7.7W, peak) Seek

1.9W Waiting

1.2W Standby

Motor starting

7.9W Peak

(5 seconds, maximum)

#### 1-18. Format

#### (1) Physical format

Cylinders 0 to 614 are physically formatted.

For the hard sectors, hard track format is done for each physical head.

(Cylinder 0 is not included)

#### (2) Sector interleave 1 (See attached drawing, Sector interleave)

NOTES: • The format is done according to JD-C3848H0S0 control-

The cylinder 615 (spare cylinder) is for use of the vendor

Cylinders 0, 1, 2, and 3 are for defect free cylinders.

#### 2-1-19. Connector specification

The following connector or its equivalent will be used. Drive side" D50226-B002JL (Sumitomo 3M), black

Compatible connector: 50126-B000EL (Sumitomo 3M), strain relief, 3448-50126

#### 2-1-20. Hard disk drive interface specification

PIN	1/0	SIGNAL	PIN	I/O	SIGNAL
1		GND	2	0	R. DATA
3		GND	4	1	W. DATA
5		GND	6		HEAD SELECT 1
7		POWER SAVE	8	0	(SHIP READY)
9		GND	10	1	READ/WRITE
11		MOTOR ON	12	1	HEAD SELECT 0
13	1	DIRECTION IN	14	- 1	STEP
15	0	WRITE FAULT	16	0	SEEK COMPLETE
17	0	SERVO GATE	18	0	INDEX
19	0	TRACK 000	20	0	READY
21		GND (LOGIC)	22		+5V (LOGIC)
23		GND (MOTOR)	24		+5V (MOTOR)
25		GND	26		+12V

NOTE-1: See the list below for the logic of pin 6 head select 1 and pin 12 head select 0.

Ripple is included in the allowable error.

histor.

		HEAD SELECT 0	SHEAD SELECT 1 21-1-2
	HEAD 0	"H"	Attachm ent-f "H"
	HEAD 1	"L" /= +1 -=	**** *** **** **** **** **** ****
	HEAD 2	"H" (3334)	1 - 1 - 2
IUO I	HEAD:3	Allowable Co	PAllowalde

NOTE-2: The pin 6 is not connected because it is used for the fac

NOTE-3: Output on the pin 8 goes low when the head moved/over the shipping position which canadrive the red LED/ Be comes valid when READY become low.

NOTE-46M/Orexcept for the pin 8 are:74HO compatible (2K:pullup attached for input)

2 - gg joing included in the allowable error.

Magaz

the selection

#### 2-1-21. Drive margin

2-1-17. Fower consumption (SSC ±29004aabdosen e±1

Measuring condition: 50°C-without moisture within a small-temperature controlled chamber, rated voltage.

Has random pattern and write compensation.

## 2-1-21. Installing direction


The hard drive should normally be installed horizontal (label facing up) or transverse (label and connector facing side). Need discussion if to be installed with tilt.

Never install it with the connector facing up or down.

#### HDD temperature and moisture assurance test conditions

(1) Temperature and moisture assurance limits

1-1 Operation 0°C-65°C (10%-80%RH; non-condensing) (2) According to the temperature test conditions, not be a part tions.




(2) Humidity test condition

Warfall (Michael on the Louis E-20) and the conuntellinged) (c.O-cor a.) ) i populari i rapida es-(%) 100 RH 44.20 Nooga escanarel ortih delb b. 🖡 1. e-k 80 TAME ES 60 40 ¹117/20 40 150 1 60 V 70 80: HWAGAILE ! O KHUREK : O : ं (Fig-2) ->°C HEADY Solid line: assured operation range (Jabout) V34 24 1070M) YO+ (HOTOM) (MEET) 2-2 Temperature change 1) Operation: 15/C/H, maximum

bars i 1/2) Storage: nic lo bipot out sot v201C, maximum:

3) Maximum wet ball humidity: (29°C : 11111 : 1111)

- (3) Operating test method (pogastopg) molifibriop agistol@
  - 3-1 Humidity can be any under 0°C. ിലി നെറു വലിയ ത്രോഗ് വരം ടെ
  - 3-2 The test will take place in the order of temperature change, starting from the room temperature of 23 C (arrowhead)
  - 3-3 Cyclic temperature and humidity operating test (temperature at the top plate as shown in Fig.1)



→→ Hotürš"(H)

(Fig-3)

(Vaic (A) vulonetz échob municam abort

(Vaic (A) cose ecrost count can. The

3-4 The above temperature/humidity test comprises a cycle.

eg 19 mar 19 mar 19 Sant om de skaft om fant de mar 19 mar 19 mar 19 mar 19 Sant op 19 mar 19 m Op 19 mar 19

Control of the second se

era da da como de la c

attalenen dorde per

The state of the s

Wisers of the management of the control of the contro

of the Control (After After Af

CAMBINED ESCENTY AFTER

ден е династ от ию. Пре от 1000 г. ден от 1000 г. д При ден от 1000 г. д

New politing 6 5 **6 Hz, co**nstant devictor of them. 3 days to 35 them. 3 days the 3 days to 3 da

man the best of the many the pro-

ODUMEN STATES

तर्भवस्य भे भेद्री । अस्तित्वस्य । सम्प्रेतस्य भागति । चेत्रस्यापद्यस्यवर्धेः


ST-TA, Wildel

To right amount of the cover-band over Monte.

### **ATTACHMENT**

Sector interleave table (8 heads/17 sector formats)

#### Interleave factor 1




Sector sequence: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

## **CHAPTER 6. POWER SUPPLY CIRCUIT**

## 6-1. Block diagram

Fig. 6-1 shows the block diagram.



## 6-2. Electric characteristics

### (1) Input voltage

This power supply unit could be operated by using one of the following input voltage and the combination of them.

a. AC adaptor (CE-452V)

9.0V±0.5V 2.5A

b. Lead battery (UBATZ1003ACZZ)

5.0V-6.5V 4.2Ah

c. External input

9.0V±0.5V 2.5A

#### (2) Non-load current

Table 6-2 shows the input current from the battery connector when all outputs are non-load with 6.3V input from battery connector without using AC adaptor.

IPON	CURRENT	
Low	less than 500μA	
High	less than 200mA	

Table 6-1

#### (3) Monitering output

The power supply unit outputs the following 2 monitering outputs.

#### a. VLB

The VLB tells the battery voltage to the system.

The output connect the battery terminal through the diode equal of RK13.

#### b. VAC

The VAC tells whether the AC adaptor is connected or not.

The output should be more than 6.5V while the AC adaptor is connected.

### (4) Battery voltage detection

When VLB voltage is changed according to the value in table 6-2 without connecting AC adaptor, the VGG output voltage satisfies the value in the table 2.

(IPON is set to low. VGG load is adjusted to 1mA.)

VLB voltage (V)	VGG voltage (V)	
from 0 to 4.0	less than 0.3	
from 0 to 5.1	4.75 - 5.25	
from 6.0 to 4.8	4.75 – 5.25	
from 6.0 to 4.0	less than 0.3	

Table 6-2

#### (5) Output voltage

The power supply unit could supply the following outputs by either the inputs of AC adaptor, battery, or external input.

The converting efficiency should be more than 70% when using the battery as the input.

#### a. VGG (+5V±0.25V)

The VGG output is always supplied to the logic ICs on the Main PCB.

#### b. VCC (+5V±0.25V)

The VCC output is supplied to the logic ICs on the Main PCB, LCD unit, FDD unit, and HDD unit while the control signal IPON is high.

#### c. V+12 (+12V±0.6V)

The V+12 output is supplied to the ICs, the HDD unit and fan while the IPON is high.

#### d. V-12 (=12V±1.0V)-

The V-12 output is supplied to the ICs while the IPON is high.

#### e. V-5 (-5V±0.25V)

The V-5 output is supplied to the optional MODEM unit while the IPON is/high.

## f. VLCD (-11.5) ~ -20.7V) DEDOM

The VLCD output is supplied to the LCD unit while the IPON is high. The output could be changed by the volume to adjust the contlast of the LCD.

The output shouldn't be beyond -26.0V.

#### g. VCRT (+5V±0.25V)

. - / / -- -- |

4 11/00

1 .

Harrier.

The VCRT output is supplied to the optional CRT adaptor while the control signals IPON and PVCRT are high. 2017

#### h. VBKL (AC 35V - 100V)

The VBKL output is supplied to the EL pannel while the control signals IPON and PVBKL are high.

The output could be changed by the volume to adjust the brightness of the backlight.

Substitution that control is a William to the Additional Control of the Control of

Autor Street, Stort of Someth

at the figure of a remaind on a fifty of a right of a fifth figure

hell interior annilos ruppe a la come tropa de co

But Large in

A.ZE + E.J.

makasida amblorumata 1766

all of Allegar

The maximum brightness of the EL panel should be 80nt.

The frequency of this output should be from 700Hz to 800Hz.

The following table is output characteristics of all outputs.

	OUTPUT	CONDITION	VOLTAGE (V)	CURRENT (mA)	RIPPLE (mVp-p)
	VGG		5.0±0.25	00.0.1⊕15 ○	less than 100 c
	VCC	IPON = High IPON = Low	5.0±0.25 less than 0.3	<b>300 – 2800</b> ວາຍູລເວົ້າໃດວິເດີ ຈກ່	less than 100 world in 3 april
_	V+12	IPON = High	12.0±0.6	0~200	less than 150
	人工组入	IPON = Low	0±0.3		.,
	V-12	IPON = High	-12.0±1.0	0 ~ -20	less than 150
	in mineral managers a	IPON = Low	0±0.3	the same of the sa	
	V <del>-</del> 5	IPON = High	-5.0±0.25	020	less than 100
-		IPON = Low	0±0.3		() .i
1	VCRT	PVCRT = High	5.0±0.25	0~120	less than 100
,	ECHAR	PVCRT = Low	less than 0.3		
	VLCD	IPON = High	-20.711.5	-1025	less than 200
-	TO SI	P IPON = Low	0+0.3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1. 1. 1/
1	VBKL	PVBKL = High	AC 35 - 100	7 . 1	erinamen hand are
		PVBKL = Low	0		
_			Table 6-3		!

- NOTES 1) The control signals are from the CMOS IC powered by VGG, and the range of high is 4.0 to 5.25V, low is less than 0.5V.
  - 2) PVCRT = High, PVBKL = High means IPON = High too.
  - 3) The currents of the VCC is the peak current. It is continuously supplied less than 1.6A.

## (6) Input current of IPON, PVCRT, PVBKL


When IPON, PVCRT, PVBKL is high level (+4.0V) at on mode, the input current of them satisfy the Table 6-4.

:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Input current
IPON-		less than 1mA
PVCRT	Service .	less than 1 mA
PVBKL	1.7.4	less than 1mA

Table 6-4

#### 6-3. Battery recharge circuit

When the AC adapter or VEX is supplied, if IPON is at low (the set is OFF); the charging characteristic of the battery is as shown in Fig. 6-2. To check the operation, provide a dummy resistor to the battery connector and check points A ~ D in Fig. 6-2 and Table 6-5.



100 高 17 世 年 1 建美

1 1 2 2

or graphy are to early

or angle of the collision will a unitarily alloyed by the grown happen and

Table 6-5 Recharge circuit test point

Point	Voltage	Current	Remarks Application
Α	6.85±0.05V	0.10mAV 2000	
ាង្គ ទោធ <b>េអិ</b> ឡ ទោះជា្នារ	7.5±0.2V	- HAO: 1-8:04	***Voltage/current are changed around this point. ************************************
Contract of the Contract of th	6.85±0.1V	71.71.3A°.7.77	Current reduces around this point.
D	6.5±0.2V	1.1~1.4A	Current is constant though voltage is varied.

Time required for charging the battery is about 8 hours when the set is OFF (IPON; is at low), and 20 to 30 hours when the set is ON (IPON is at high).

## **CHAPTER 7. APPENDICES**

## 7-1. µPD70208G Main CPU (V-40)

#### 1. Features

#### 1-1. High-performance 8-bit CPU

- 1M-byte memory space and 64K-byte I/O space
- Abundant memory addressing modes
- Fourteen 16-bit register sets
- Instruction set with 101 types of powerful instructions
- Bit field manipulation instructions
- Packed BDC arithmetic operation instructions
- Memory-memory high-speed block transfer instructions
- High-speed multiplication and division instructions by exclusive hardware
- High-speed effective address calculation by exclusive hardware
- A wealth of interrupt process functions
- μPD8080AF emulation mode
- Standby mode

#### 1-2. Internal clock generator

#### 1-3. Programmable wait function

#### 1-4. Dynamic RAM refresh function

### 2. μPD70208G Pin Configurations

o 80-pin Plastic Flat Package (Top View)

#### O A19/PS3 O REFRQ O HLDRQ\* O HLDAK OVDD OVDD BS1 BS0 MRD 80 79 78 77 76 75 74 73 72 71 70 69 68 67 A16/PS0 0 O IORD NC o 63 O NC O MWR 3 A15 62 o I OWR A14 61 - BUSLOCK A13 5 60 A12 -O BUFR/W 59 A11 58 -O BUFEN OCLKOUT A10 57 56 -n X1 A9 55 -o X 2 8.4 10 O GND GND O 11 54 #PD70208G 53 O NC NC O GNDO 13 52 O GND -o High AD7 0-14 51 -O ASTB AD6 O 50 AD5 0 16 49 oose -0 051 AD4 O 17 48 AD3 O O POLL 47 AD 2 O-19 46 O TCTL2 AD1 o - TOUT2 20 45 AD0 o-21 -○ TCLK NCo -o NC 22 43 NC o O INTP7 23 42 END/TC o O INTP6 28 29 30 31 32 33 34 35 36 37 38 39 40 25 26 27 DMARQ3/RxD Oŧ DWARQ2 DWAAK2 DMAAK 1 IC INTP1 INTP2 INTP3 INTP4 INTAK/SRDY/TOUT1 DMARQ1

#### 1-5. Timer/counter unit

- Three 16-bit counters
- Six programmable count modes
- binary/BCD count
- Multiple-latch commands

#### 1-6. Serial control unit

- Asynchronous serial communication
- Clock rate: Baud rate x16, x64
- Baud rate: DC to 48,4k bits/sec.
- Character length: 7/8 bits
- Transfer stop bit: 1/2 bits

#### 1-10. IEEE-796 bus compatible interface


#### 1-11. CMOS

#### 1-12. Low power consumption

#### 1-13. Single power supply

#### 1-14, 10-MHz clock

#### 3. µPD70208G Block Diagram



NOTE: For µPD70208G, pins 3 to 10 are output only.

#### 4. Pin Function

### 4-1, AD7 to AD0 (address/data bus) ... 3-state input/output

These pins constitute a maltiplexed address/data bus that outputs the lower 8 bits of 20-bit address information and inputs/outputs 8-bit data on a time-division basis. These pins function as the address bus during T1 state of the bus cycle, and as the data bus during T2,:T3, the product side care means TW, and T4 states.

These pins become high impedance during hold acknowledge. ...

#### 4-2. A15 to A8 (address bus) ... 3-state output

These pins output the middle 8 bits of 20-bit address information. These pins become high impedance during hold acknowledge...

#### 4-3. A19/PS3 to A16/PS0 (address bus/processor and the are atomic activities and the status) ... 3-state output

These are time-multiplexed output pins that output addresses and processor status signals.

to all and although the back of

These pins function as an address bus during T1-state of the bus cycle. They output processor status signals during T2, T3, TW, and 20M0 11-1

When functioning as an address bus, these pins output the higher 4 bits of address information. All these pins output 0 during I/O access. The processor status signal is output during both the memory and I/O accesses. The PS3 pin outputs 0 in native mode and when the cycle is neither DMA nor refresh; otherwise, it outputs 1. The PS2 pin out-

puts the content of the interrupt enable flag (IE).
The PS1 and PS0 pins indicate which segment is used by the current bus cycle.

Processor Status Statigas Applicated OSURGAS (1911)		
A17/PS1	A16/PS0	Segment
0	0. 3	Data segment 1 (DS1)
0	1	Stack segment (SS)
1	0	Program segment (PS)
1	1	Data segment 0 (DS0)

These pins become high impedance during hold acknowledge.

#### 4-4. REFRQ (refresh request) ... Output

This is an output pin that outputs an active-low signal during T2, T3 and TW states of the refresh cycle.

#### 4-5. HLDRQ (hold request) ... Input

This pin inputs a high-level signal when an external device requests that the address bus, address/data bus, and control bus be released. The priority of this signal is as follows: REFU (highest priority) > DMAU > HLDRQ > CPU > REFU (lowest priority).

## 4-6. HLDAK (hold acknowledge) ... Output

This signal indicates that the µPD70208/70216 has acknowledged the hold request signal (HLDRQ) and set the buses to the high-impedance state. When this signal is at the high level, therefore, the address bus, address/data bus, and control bus of 3-state output system become high-impedance state.

If a refresh request or DMA request with higher priority than the HLDAK signal occurs during hold acknowledge, HLDAK becomes inactive. Then the µPD70208G requests that the bus control be returned to it provided that the HLDRQ signal becomes inactive at the

## 4-7. RESET (reset) ... Input

This is an active-low reset input pin and takes the precedence over all the other operations. The reset operation affects not only the CPU but also the on-chip peripherals. After the reset input is released, the CPU starts executing the program from address FFFF0H. The RESET input is also used to release the standby mode of the CPU.

## 4-8. RESOUT (reset output) பா Output இரு சிற அம்

This pin synchronizes the asynchronous signal input to the RESET pin with the internal clock and then outputs it as an active-high signal. This signal can also be used as a system reset signal.

#### (02-V) UFO missi Denenyaga na 4-9. READY (ready) ... Input

The basic bus cycle of the µPD70208G requires four clocks. However, when the READY signal goes low (inactive) a wait state (TW) is inserted between T3 and T4 states and thus the bus cycle is extended. This function is used for memory or I/O whose access time

This signal is internally synchronized with the clock and supplied to each block. Then it is checked during T3 and TW states.

Other than by this signal, TW state can be also inserted by programmable wait function.

## 4-10. NMI (nonmaskable interrupt) ... input

This pin inputs an interrupt request signal that cannot be masked by software mail available yet and choice exemble over edition

This input signal is rising-edge triggered and is sampled in each clock cycle. When the current instruction has been executed, an interrupt assigned with No.2 vector is generated.

This interrupt is also used to release the standby mode of the CPU.

#### stread olook concerto 4-11. MRD (memory read) ... 3-state output

This signal becomes active (low level) when data is read from the memory. This signal also becomes active when the memory is refreshed by the on-chip refresh control unit or when data are transferred from the memory to I/O by the on-chip DMA control unit.

The MRD signal becomes active during T2, T3, and TW states of the bus cycle.

This pin becomes high impedance during hold acknowledge,

#### Availy got a significant to the 4-12. MWR (memory write) ... 3-state output

This signal becomes active (low level) when data are written to the memory. This signal also becomes active when data are transferred from the I/O to memory by the on-chip DMA control unit. When data are processed by the CPU, the MWR signal becomes active during T2, T3, and TW states. However, when data are processed by the DMA unit, the MWR signal becomes active during T3 and TW states. This pin becomes high impedance during hold acknowledge.

#### 4-13. IORD (I/O read) ... 3-state output

This signal becomes active (low level) when data are read from the I/O. However, if the I/O to be accessed is on the chip, it will not become active. The IORD signal also becomes active when data are transferred from the I/O to the memory by the on-chip DMA control unit, This signal becomes active during T2, T3 and TW states of the bus cycle.

This pin becomes high impedance during hold acknowledge.

#### 4-14. IOWR (I/O write) ... 3-state output

This signal becomes active (low level) when data are written to the I/O. However, if the I/O to be accessed is on the chip, it will not become active. The IOWR signal also becomes active when data are transferred from the memory to I/O by the on-chip DMA control unit.

This signal becomes active during T2, T3, and TW states when data are processed by the CPU. However, when data are processed by the DMAU, the IOWR signal becomes active during T3 and TW states for normal write timing; T2, T3, and TW states for extended write

This pin becomes high impedance during hold acknowledge.

#### 4-15. ASTB (address strobe) ... Output

This signal is an active-high strobe signal that externally latches address information. This signal becomes active while the clock (CLKOUT) in T1 state of the bus cycle is at low level.

March and republish to the Challette Helman Control Miles

This pin outputs low-level signal during hold acknowledge.

### 4-16. BUSLOCK (bus lock) ... 3-state output

This signal is used to request the other master CPUs in the multiprocessor system not to use the system bus while the instruction following the BUSLOCK prefix is being executed or during interrupt acknowledge cycles.

During bus lock (i.e. BUSLOCK is active), hold request and DMA request are ignored, while refresh request is hold off,

This pin becomes high impedance during hold acknowledge.

#### 4-17. POLL (poll) ... Input

The signal input to the POLL pin is checked by the POLL instruction. If the signal is at the low level, the program execution proceeds to the next instruction. If the POLL pin is at the high level, it is checked every five clocks until the POLL input goes low. These functions are used to synchronize the CPU program with the operations of external devices.

### 4-18. BUFR/W (buffer read/write) ... 3-state output

This signal is output to determine the data transfer direction of an external bidirectional data buffer. If it is high level, data are output from the  $\mu\text{PD70208G}$  to the external device. If the signal is low level, data are input from the external device to the  $\mu\text{PD70208G}$ .

This pin becomes high impedance during hold acknowledge.

### 4-19, BUFEN (buffer enable) ... 3-state output

This signal is active low signal and is used as an output enable signal for the external bidirectional data buffer.

During T2 through T4 states of the read cycle and interrupt acknowledge cycle, it becomes active (low level). This signal also becomes active during T1 through T4 states of the write cycle.

However, the BUFEN pin will not become active when the internal I/O on the chip is accessed.

This pin becomes high impedance during hold acknowledge.

### 4-20, X2 and X1 (clock) ... Input

To use the internal clock generator, a crystal must be connected across the X2 and X1 pins. The oscillation frequency of the crystal to be connected should be 2 times the operating frequency.

If an external clock generator is to be used, the square wave of 2 times the operating frequency must be input to the X1 pin and the inverted signal of the X1 to the X2 pin.

### 4-21. CLKOUT (clock out) ... Output

This pin outputs the square wave clock that has one half the frequency of crystal frequency or X1 input frequency.

### 4-22. BS2 to BS0 (bus status) ... 3-state output

These pins output status signals that inform the external bus controller of the current bus cycle.

These signals become active during T1 and T2 states and are encoded as indicated in the table below. By decoding these encoded signals, the external bus controller can generate control signals by which to access the memory or I/O.

Only when CPU enters halt state, BS2 to BS0 indicates the CPU passive state one clock earlier than normal states.

BS2	BS1	BS0	Bus cycle
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	I/O write
0	1	1	Halt
1	0	0	Program prefetch
1	0	1	Memory read*
1	1	0	Memory write (including DMA cycle)
1	1	1	CPU passive state

<sup>\*</sup> In addition to the CPU read cycle, the "memory read cycle" includes the DMA cycle, DMA verify, and refresh cycle.

These pins become high impedance during hold acknowledge.

### 4-23. QS1 to QS0 (queue status) ... Output

These signals inform an external device (floating-point operation chip) of the CPU's internal instruction queue status.

The "queue status" means a status in which the execution unit (EXU) in the CPU accesses an instruction queue. The contents output to the QS1 and QS0 pins are valid only during one clock cycle immediately after the EXU has accessed the instruction queue.

QS1	QS0	Instruction queue status
0	0	No operation (no changing queue)
0	1	The first byte of an instruction is fetched.
1	0	The queue is empty.
1	1	The second or latter byte of the instruction is fetched.

The status signals are provided so that the floating-point operation chip can monitor the program execution status of the CPU and performs processing in synchronization with the CPU when the control is given to the chip by the FPO (floating point operation) instruction.

### 4-24. TOUT2 (timer output) ... Output

This is the output pin of the internal timer/counter unit (TCU). Of the three counters of the TCU, the result of the TCT#2 is output to this pin.

### 4-25. TCTL2 (timer control) ... Input

This is the control input pin of the internal timer/counter unit (TCU). Of the three counters, the TCT#2 is controlled by this input.

### 4-26. TCLK (timer clock) ... Input

This is the clock input pin of the internal timer/counter unit. However, the clock actually input to each counter is selected by software from either the clock input to this pin or the operating clock of the  $\mu\text{PD70208G}$  on which frequency division has been performed.

# 4-27. INTP7 to INTP1 (interrupt request from peripheral) ... Input

These seven pins input asynchronous interrupt requests to the internal interrupt control unit (ICU). Either edge-triggering (at the rising edge) or level-triggering (high level) of these input signals can be selected. These interrupt request inputs can be also used to release the standby mode of the CPU.

These pins have internal pull-up resistors.

# 4-28. INTAK/SRDY/TOUT1 (interrupt acknowledge/serial ready/timer output) ... Output

This is a shared output pin for interrupt acknowledge signal, serial ready signal, and timer output (TCT#1). The interrupt acknowledge signal INTAK becomes active (low level) during T2, T3, and TW states of the interrupt acknowledge cycle of the CPU. The SRDY signal is output from the internal serial control unit (SCU) and becomes active (low level) when the receiver is enabled to receive data.

The TOUT1 signal is output from the internal timer/counter unit (TCU). Of the three counters, a result of the TCT#1 is output to this pin. The functions of this pin is selected by controlling the OPCN (on-chip peripheral connection) register in the  $\mu PD70208G$  by software.

# 4-29. DMAAK3/TxD (DMA acknowledge/transmit data) ... Output

This is a shared pin and outputs the acknowledge signal for channel 3 of the DMA unit and serial data from the serial control unit (SCU).

The DMAAK3 signal is active-low.

When this pin functions as the TxD pin, it becomes high level (marking) if there is no transmit data. When transmit data is set, the start bit (low level) is automatically output and then the set data is serially output. A parity bit and a stop bit (high level) are appended to the end of the each data. Whether to append the parity bit can be specified by program.

The μPD70208G's internás OPON (oriectip) peripheral connection) register; controls; the function of this pin (refer to 12.1; System I/O Area). of the 1-FUre internal instruction gueue stellas.

#### The "cuesse classes" means a strius in rition lie ex 4-30. DMARQ3/RxD (DAM request/receive data) .... OSt and 080 phs are valid only duling and alread eyele imm**fulant**.

This is a shared pin that inputs the request signal for channel 3 of the DMA unit and the serial data of the SCU.

The DMARQ3 signal is active-high.

When this pin functions as the RxD pin, a high-level (marking) signal is input to it when no data is transmitted. The RxD pin starts receiving

data at the falling edge of the start bit as a second of the three pins described in Sections 4-28 through 4-30 can be specified in the following four ways by controlling register OPCN (onchip peripheral connection) of the µPD70208G by software the art metalet the program exception status of the OFU and per-

.c.Pinusissi	DMANUSTRAD	DAMPOUR TO	INTAK/SRDY/TOUT 1
election	DIVIAANS/TXD	-DWARQ3/RXD	TINTAKISRDY/TOUTT
1	DMAAK30	(DIDMARQ3 Tim	C-25-AXTUNTAK
<b>市で 25円</b> 第	###DMAAK3amii	SOMARQ35 of	page <b>TOUT</b> tel aidT
411 01 3 <b>3</b> 0100 31	Sale / TxD = 10 ii.	ADD OVER LOCAL	I to at INTAK POTAL
4	TxD	RxD	SRDY ""

### FR. TOTLE (dutier ecuted) ... lurud 4-31. DMAAK2 to DMAAKO (DMA acknowledge) ... Output | Juga and yellood state of (2015) - with grown as

These pins output the DMA acknowledge signals from channels 2 through 1 of the DMA unit [17] 31 These signals are active low.

### , how, we have let u partition u also be well as the balletian of $\mathbb{F}_{q}$ is of linear ordered 4-32. DMARQ2 to DMARQ0 (DMA request) ... Input

These pins input the DMA request signals to channels 2 through 0 of the DMA unit.

These signals are active-high. (17.14.0Hb) 1977/1987 1777/1987

#### Marilan , 1921, H., 4-33. END/TC (end/terminal count) ... Input/output

This active low pin controls termination of data transfer by DMA when the data transfer is performed by the DMA unit. When a low-level pulse (END) is input to this pin during the DMA transfer, the DMA unit will terminate the ongoing DMA servicing. Also, when the number of DMA ransfers specified for each channel is complete, this pic outputs a low-level pulse (TC).

Because this pin is an open-drain, a pull-up resistor must be externally connected... (ການກ່າວ ເພດກາກທ່າວວ່າ ໃນກ່ານຂ່າຍ ກ່າວການຄວາ ເ

# 4-34, Von (power supply) of the location beauty of the

This is a positive power supply piner over a section of the M the Y William 1990 of Doder high program New York (1991)

### 4-35. GND (ground) are as always around about the same of the same

This is a ground pin (OV). allo i sules i Milando celt

# 4-36. IC (internally connected)

Don't connect any signal with this pin and must be left open.

dese, finalitation (ulla columbiologicolumbia)

will medicantly a make or part

Continuo ... contab Lateral stoll because otherwiselves with the glove been trip because in a selecti

the DNA contrated and a court of the Large Branch and ANAL and the well and man Lapla WA Tell, and

tioned the can functions as the Tab play it becomes high level (mark ied inseta, anii (15 met), stella inne elevi era 277 - Isaa dinne neut ela en er ela u kaca doo yilishaa ah saab baa o li agad bina hirjaaa yilagiinandina ah ji wali wali from a suffer the design on a fact third to pote a feedby. There is a yer before a metern he party all have per of real-older stab done only

5. Functional Blocks - 3 ... (2001 204) 200 1208 .01-4 this signal is used to request the other mester Cattle in the mutil-

### 5-1: CPU (central processing unit) of that analyse reasoning

The CPU consists of two independent processing units: BCU (bus control unit) and EXU (execution unit). Each of these two units performs the following function.

Prefetches instructions using instruction queues (the instruction queue is 4-byte for the uPD70208G.

EXU...... Processes data (executes microprograms).




Fig. 5-1 µPD70208G CPU block diagram

# 5-2. BIU (bus interface unit)

The BIU controls the pins constituting the data bus, address bus, and control bus. These buses are used by three functional blocks: the CPU, DMAU (DMA control unit), and REFU (refresh control unit). The BIU synchronizes the RESET and READY inputs using the clock signal generated by the clock generator. The synchronized reset signal is active-high that is used in the μPD70208G as well as supplied to an external device via the RESOUT pin. The synchronized READY signal is supplied to the internal CPU, DMAU, and REFU.




Fig. 5-2 Synchronization of RESET and READY layo dhodo baw yitay Adda cooyo Albe

The opine become high improcuse disting hold a basylody.

terrapropri

#### 5-3. BAU (bus arbitration unit)

The BAU performs the bus control arbitration. The bus control priority is as follows:

REFU (highest priority) > DMAU > HLDRQ > CPU > REFU (lowest priority)

The REFU can take either the highest or lowest priority depending on the pending status of the refresh request. Even when a bus is used by a bus master, if another bus master with the higher priority requests the bus control, the BAU requests the current bus master to return the bus control by inactivating the acknowledge signal (i.e., bus acknowledge signal to the CPU, DMAU, or REFU, or the HLDAK signal to an external device). When the bus request signal (i.e., bus request signal from the CPU, DMAU, or REFU, or the HLDRQ signal from an external device) becomes inactive in response to this bus relinquish request, the BAU gives the bus control to the bus master with the higher priority.

When the bus control is sent between the internal bus masters, bus control request, acknowledge, relinquish request, and relinquish are efficiently performed.

#### 5-4. CG (clock generator)

The CG generates clock signal one half the frequency of the crystal connected across the X1 and X2 pins and provides the clock to the CLKOUT pin and each functional block of the  $\mu$ 70208G. The duty cycle of the generated clock signal is 50%.




Fig. 5-3 Clock generator

#### 5-5. REFU (refresh control unit)

The REFU generates refresh addresses and refresh request signals. By using these, the memory, if it is a dynamic RAM, can be refreshed.

#### 5-6. WCU (programmable wait control unit)

The WCU has a function to insert up to three clocks of wait states TW to compensate for the process speeds of low-speed memories or I/O's. The number of clocks per wait state TW can be independently specified for CPU access, DMA access, and refresh access. Especially, when accessing the CPU, the memory space can be divided into three areas. These three areas and I/O can be independently specified.

#### 5-7. TCU (timer/counter unit)

the TCU is a timer/counter unit. Three independent counters are provided in the TCU. The output signal of one of the counters is supplied to internal blocks whereas that of another one is supplied to external devices. The output of the last counter can be supplied to both internal and external devices.

#### 5-8. SCU (serial control unit)

The SCU performs asynchronous serial communication.

#### 5-9. ICU (interrupt control unit)


The ICU is an interrupt control unit, and arbitrates eight interrupt requests, generates an interrupt request that is to be sent to the CPU, and sends the interrupt vector number to the CPU. One of the eight interrupt request lines is not externally connected but it is connected to an output of the internal timer/counter.

#### 5-10. DMAU (DMA control unit)

The DMAU is a DMA control unit and controls data transfer performed by using DMA (Direct Memory Access) between the memory and I/O.

## 7-2. LU57844P SUB CPU (SCM)

#### 1) Block diagram



of Althermore, the forecapital arbitration about the control primary

31 - 537333 - 547 5 1 PROMINE	ce it littelt zode frees elt Themory, i <u>le</u> is a tystel		The Late performs the inter-control artifett, that have control priority  Value 4.2
Signal name	Pin	In/Out	Puricular Section 1995 to the section of the sectio
IPCO lorina	o don <mark>Pl</mark> anmar	and In/Out	Bi-directions: Host I/F port
		III/Out	and the commission of the highest one west promity depending on
IPC2	rait of cut <b>P2</b> it of notice	In/Out 11	leasuran qui simely may i temper deader and in and dirigidence of
20 20 200 IPC3 2 2 200 i	s visada <b>ba</b> card am	ior organin/Onfo	en vinder sedast off dita saturation to die or it selects bestelling as CRT Power switch
PVCRT	of clocks 990 man state	Industry Conf. 7 2 1	CRT Power's witch
PVMDM	arcoos 🚧 lazacon	Out	Not used
PON (PVCC)	1981 odi 😡 021 odi edi.	Out 1	VCC Rower switch
1	003 -11-11 Q03 11 11 -12-11	Out	
KSEN0	R00	ា <b>ក្រ</b> ិកលម្មន	Key sense line (0 thru 7)
KSEN1	R01	in in	ने अर्थ आर्थ को कराविष्ठ का भारतीय है। से कार्य के कार्य के कार्य की कार्य की कार्य की कार्य की कार्य की कार्य
KSEN2	(Har <b>no2</b> hardoan		elements access to the AU asset the following the formation of the property
ers point <b>KSEN3</b> Fra jober			DODER A THIRD OF AN
ுத்து துகு; <b>KSEN4</b> 9.11 ிருவந்			The second secon
Za of booksens are tage	cu io bali <b>Rist</b> roriu alc	pid is mana <b>lo</b> r beilg	The distinguisher (at. 13) that is not seen a second to be the man decrease in and
TOTAL KŞEN6			
KSEN7		mains on <b>Ja</b> maias	'
LED1	R20	Out	Caps Lock LED
LED2	(lim <mark>P2</mark> ) dinea li	ม้าอล) 17. <b>2ut</b> . 6. ย	I Nulli Lock LED
LED3	្រៅវាមិ <b>ក ដែ</b> <b>R22</b> មានមាន <b>R23</b> មានមាន <b>R23</b>	[]111	Scri Fock LED gradulty sell and have been been and real strates and the
"RESET			System Reset (active low)
FDN0 (SW7)	R30	Out	Not used 1.49 to the selection of any control of the control of th
FDN1 (SW8)	7.77 <b>R31</b> 0.03		Not used
COM1/2	R32	Out	COM1/*COM2 select
TKPDEW	R33 :	e af in see fin e s	Ten-key-pad select switch (High)
KSTR0	7 as → Z0	Out	Key strobe line (0 thru 10)
CONTRACTED TO AT	<b>Z1</b>	Out	(KSTROBE0=SLP/RES key strobe)
KSTR2	Z2	Out	(KSTROBE1=ON SW strobe)
KSTR3	Z3	Out	
KSTR4	<b>Z4</b> 10		
KSTR5	Z5 - 14.00 A	Out	
KSTR6	Z6	Out	
KSTR7	Z7	Out	
KSTR8	Z8	Out	
KSTR9	<b>Z</b> 9	Out	(KSTROBE8, 9=Low Batt LED)
KSTR10	Z10	Out	(KSTROBE10=V-reference)
CPUHS	Z11	ln .	Host hand shake signal
SCMHS	Z12	Out	SCM hand shake signal
BKLIGHT	Z13	Out	Back-light control
KCLKOUT	Z14	Out	KEY I/F clock out
LB	Z15	Out	Low Battery Signal for HDD
KCLKIN	KI	ln:	KEY I/F clock in
ON/OFF	KH	ln .	ON SW sense
KDATAIN	KL	In And Outside	KEY I/F data in
LOWBATO	KC0	An: Out/In	Low battery FATAL Level
LOWBAT1	KC1	An: Out/In	Low battery WARNING level
ACPOWER	KC2	An: Out/ln	AC adaptor
*RI	KC3	ln Out	Ring indicator
KDATAOUT	SOUT	Out	KEY I/F data out
SSPKR	F	Out	Low Battery Beep.
VCCHK	SIN,	e' In -	Vcc check

<sup>\*</sup> means active low signal.




### 7-3. 8087 NUMERIC DATA COPROCESSOR 8087-1

- **High Performance Numeric Data Coprocessor**
- Adds Arithmetic, Trigonometric, Exponential, and Logarithmic Instructions to the Standard 8086/8088 and 80186/80188 Instruction Set for All Data Types
- CPU/8087 Supports 7 Data Types: 16-, 32-, 64-Bit Integers, 32-, 64-, 80-Bit Floating Point, and 18-Digit BCD Operands
- Compatible with IEEE Floating Point Standard 754

- Adds 8 x 80-Bit Individually Addressable
  Register Stack to the 8086/8088 and 80186/80188
  Architecture
- 7 Built-In Exception Handling Functions
- MULTIBUS® System Compatible Interface

The 8087 Numeric Data Coprocessor provides the instructions and data types needed for high performance numeric applications, providing up to 100 times the performance of a CPU alone. The 8087 is implemented in N-channel, depletion load, silicon gate technology (HMOS III), housed in a 40-pin package. sixty-eight numeric processing instructions are added to the 8086/8088, 80186/80188 instruction sets and eight 80-bit registers are added to the register set. The 8087 is compatible with the IEEE Floating Point Standard 754.






Figure 1. 8087 Block Diagram

Figure 2. 8087 Pin Configuration

# Table 1. 8087 Rin Description

Symbol	Туре	NOSSEO AT A Name and Function
AD15 - AD0 oldasso 88108003103 bm	OV State Action State and Comment	ADDRESS DATA: These lines constitute the time multiplexed memory address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , Tw, T <sub>4</sub> ) bus. A0 is analogous to the BHE for the lower byte of the data bus, pins D7 — D0. It is LOW during T <sub>1</sub> when a byte is to be transferred on the lower portion of the bus in memory operations. Eight-bit oriented devices tied to the lower half-of the bus would normally use A0 to condition chip select functions. These lines are active HIGH, they are input/output lines for 8087-driven bus cycles and are inputs which the 8087 monitors when the CPU is in control of the bus. A15 — A8 do not require an address latch in an 8088/8087 or 80188/8087 the
101 982 134513	210/ 1 (Q121300912.	8087 Will supply an address for the T₁ — T₄ period เอเมื่อมีสายสายสายสายสายสายสายสายสายสายสายสายสายส
A19/S6,aaahaan A18/S5, A17/S4, A16/S3	.5:::5 <b>!/Q</b> .11.g.	ADDRESS MEMORY: During T <sub>1</sub> these are the four most significant address lines for memory operations. During memory operations, status information is available on these lines during T <sub>2</sub> , T <sub>3</sub> , Tw, and T <sub>4</sub> . For 8087-controlled bus cycles, S <sub>6</sub> , S <sub>4</sub> , and S <sub>3</sub> are reserved and currently one (HIGH), while S <sub>5</sub> is always LOW. These lines are inputs which the 8087 monitors when the CPU is in control of the bus.
enor pringo obsarro		BUS HIGH ENABLE: During T <sub>1</sub> the bus high enable signed (BHE) should be used to enable data onto the most significant half of the data bus, pins D15 – D8. Eight-bit-oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during T <sub>1</sub> for read and write cycles when a byte is to be transferred on the high portion of the bus. The S7 status information is available during T <sub>2</sub> , T <sub>3</sub> , Tw, and T <sub>4</sub> . The signal is active LOW, S7 is an input which the 8087 monitors during the CPU-controlled bus cycles.
.S2;S1, S0	I/O	STATUS: For 8087-driven, these status lines are encoded as follows:  S2 S1 S0  0 (LOW) X X Unused 1 (HIGH) 0 0 Unused 1 0 1 Read Memory 1 1 0 Write Memory 1 1 1 Passive
	1	Status is driven active during T <sub>4</sub> , remains valid during T <sub>1</sub> and T <sub>2</sub> , and is returned to the passive state (1, 1, 1) during T <sub>3</sub> or during T <sub>W</sub> when READY is HIGH. This status is used by the 8288 Bus Controller (or the 82188 Integrated Bus Controller with an 80186/80188 CPU) to generate all memory access control signals. Any change in S2, S1, or S0 during T <sub>4</sub> is used to indicate the beginning of a bus cycle, and the return to the passive state in T <sub>3</sub> or T <sub>W</sub> is used to indicate the end of a bus cycle. These signals are monitored by the 8087 when the CPU is in control of the bus.
RQ/GT0	I/O	REQUEST/GRANT: This request/grant pin is used by the 8087 to gain control of the local bus from the CPU for operand transfers or on behalf of another bus master. It must be connected to one of the two processor request/grant pins. The request/grant sequence on this pin is as follows:  1. A pulse one clock wide is passed to the CPU to indicate a local bus request by either the 8087 or the master connected to the 8087 RO/GT1 pin.
	: 1.55 - 1.5 -	<ol> <li>The 8087 waits for the grant pulse and when it is received will either initiate bus transfer activity in the clock cycle following the grant or pass the grant out on the RQ/GT1 pin in this clock if the initial request was for another bus master.</li> <li>The 8087 will generate a release pulse to the CPU one clock cycle after the completion of the last 8087 bus cycle or on receipt of the release pulse from the bus master on RQ/GT1.</li> <li>For 80186/80188 systems the same sequence applies except RQ/GT signals are converted to appropriate HOLD, HLDA signals by the 82188 Integrated Bus Controller. This is to conform with</li> </ol>
and startering	100 Post 100	80186/80188's HOLD, HLDA bus exchange protocol. Refer to the 82188 data sheet for further information.

Table 1. 8087 Pin Description (Continued)

Symbol	Туре	Name and Function
RQ/GT1	VO	REQUEST/GRANT: This request/grant pin is used by another local bus master to force the 8087 to request the local bus. If the 8087 is not in control of the bus when the request is made the request/grant sequence is passed through the 8087 on the RQ/GT0 pin one cycle later. Subsequent grant and release pulses are also passed through the 8087 with a two and one clock delay, respectively, for resynchronization. RQ/GT1 has an internal pullup resistor, and so may be left unconnected. If the 8087 has control of the bus the request/grant sequence is as follows:  1. A pulse 1 CLK wide from another local bus master indicates a local bus request to the 8087 (pulse 1).  2. During the 8087's next T4 or T1 a pulse 1 CLK wide from the 8087 to the requesting master (pulse 2) indicates that the 8087 has allowed the local bus to float and that it will enter the "RQ/GT acknowledge" state at the next CLK. The 8087's control unit is disconnected logically from the local bus during "RQ/GT acknowledge."  3. A pulse 1 CLK wide from the requesting master indicates to the 8087 (pulse 3) that the "RQ/GT" request is about to end and that the 8087 can reclaim the local bus at the next CLK. Each master-master exchange of the local bus is a sequence of 3 pulses. There must be one dead CLK cycle after each bus exchange. Pulses are active LOW. For 80186/80188 system, the RQ/GT1 line may be connected to the 82188 Integrated Bus Controller. In this case, a third processor with a HOLD, HLDA bus exchange system may acquire the bus from the 8087. For this configuration, RQ/GT1 will only be used if the 8087 is the bus master. Refer to 82188 data sheet for further information.
QS1, QS0	I	QS1, QS0: QS1 and QS0 provide the 8087 with status to allow tracking of the CPU instruction queue.  QS1 QS0 0 (LOW) 0 No Operation 0 1 First Byte of Op Code from Queue 1 (HIGH) 0 Empty the Queue 1 Subsequent byte from Queue
INT	0	INTERRUPT: This line is used to indicate that an unmasked exception has occurred during numeric instruction execution when 8087 interrupts are enabled. This signal is typically routed to an 8259A for 8086/8088 systems and to INTO for 80186/80188 systems. INT is active HIGH.
BUSY	0	BUSY: This signal indicates that the 8087 NEU is executing a numeric instruction. It is connected to the CPU"s TEST pin to provide synchronization. In the case of an unmasked exception BUSY remains active until the exception is cleared. BUSY is active HIGH.
READY	ı	READY: READY is the acknowledgement from the addressed memory device that it will complete the data transfer. The RDY signal from memory is synchronized by the 8284A Clock Generator to form READY for 8086 systems. For 80186/80188 systems, RDY is synchronized by the 82188 Integrated Bus Controller to form READY. This signal is active HIGH.
RESET	l	RESET: RESET causes the processor to immediately terminate its present activity.  The signal must be active HIGH for at least four clock cycles. RESET is internally synchronized.
CLK	l	CLOCK: The clock provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.
Vcc		POWER: V <sub>CC</sub> is the +5V power supply pin.
GND		GROUND: GND are the ground pins.

NOTE: For the pin descriptions of the 8086, 8088, 80186 and 80188 CPUs, reference the respective data sheets (8086, 8088, 80186, 80188).

#### 7-4. TC8566F Floppy Disk Contröller (DO) and growed at EV-809 it elds a nollana Lban eanai 1) General and of research and each sections with reputating list placement of TNA(a.). Property of ਿੰਨ ਨੇ ਜੇਸ਼ ਜ਼ਰਮਾਰ ਨਾ ਸਭਾਲਤ ਸ਼ਾ ਤਰ ਤਰਨਾ ਦਾ ਹਮਲ ਲੋਕ ਸੰਗਰ ਸ਼ਰਮਾਰ ਹੈ। The TC8586F is a floppy disk control microchip designed to interface ਹਮੀਰ ਜੀ। ਮਾਰੇ ਰਿਹਰ ਸਰੀ (ਬਜ਼ਾਸ਼) ਸਾ ਪੰ The TC85866 is a noppy disk control intercently designed of the cold and it and took and teach in a four floopy disk unit with the CPU-In this chip is implemented a high. performance VFO circuitry and peripheral logic circuitry. The standard beassage of sectionary incorporations and the color intercent incorporation of the color intercent incorporation. A Section of the second of the second in the second of the second of the second of the second incorped the second of the second 2) Features | Construction | Const ☐ 100-pin flat package oedi on 1898 saitmoni elektrik (n. 1905) oluştu yülke kalınmaşı ☐ 'Internal oscillator' (1914 | 1914 | 1915) (1915 Internal standby circuito at line to happy at 10% and 10% and and its space 2 ገ ጸብ **□**79 ☐ FD/MFD selection " mb dwarzes 1650 : 📲 🗮 **178** FM/MFM(recording mode) and of materials are publicational or forms 77 24 O L 4 Dec 7 ☐ Internal write compensation **⊐**76 175 ☐ Motor enable output control ☐ Internal I/O address decoder 74 □73 72 **371** □ Drive interface Schmitt trigger input 9 and AS BE GLESE A Skey russ of ore12 = 770 sassam di silari 7 69 1878 of and an 368 1976. 元党 (1964年) 15. 20 日本 1<mark>14</mark>日 □ IBM compatible track format Added to □ 67 ☐ Internal CRC generation and check (X16+X12+X5+1) **3**66 **⊒** 65 ☐ Programmable head load and unload time **164** Data scan function **□**63 □ DMA/non-DMA data transfer 19 □ **162** 20 🖂 ⊒61 **□**60 22 □ **159** 23 758 24 E 7 57 7156 HIV YES IN THE PROPERTY OF WASHINGTON BY BELLEVING BY THE 26 E

28 E

trakmin linin, milli samar iz kilonofik kilonara (Norzess, 188 tiassk

Survival and the original

 3 Town College, Landers Language of VINC conet and graph and are the second of the first section and are second

A CONTRACTOR OF BUILDING STANDARD STANDARD AND STANDARD a la di ulti alla contrattico i a varia misa sprimire. Il


**⊐**55

7.54

□53

**3**52 **351** 

#### 3) TC8566F block diagram



## 4) Signal description

Pin No.	Signal name	In/Out	Description
1	C6;	Out	Control register C6 output
2	IOR	In	Signal used to transfer data onto the data bus from the FDC.
4	IOW	in In	Control signal to transfer data from the data bus to FDC.
5	11.1, AO,	In	NING
6	A1, -,	_ ln	
7	A2	ln	Comeo yibhada
8	A3 0	in	Address signal >> 78 '1':
9	A4 <sup>77</sup>	In	Accies signal
10	A5 <sub>yy</sub> , <sub>yy</sub>	ln	150
11	<b>A6</b> 07 0:	- In	
12	A7	in	
13	CS	ln	FDC chip select
14	AEN	i in	Address enable from the CPU
15	1 <b>D</b> 000 04		
16	D1	In/Out	
17	D2 <sup>(1)</sup>	In/Out	
18	D3	In/Out	Bidirectional 8-bitidata bus
19	D412/ O:	In/Out	
20	D5: 0	- In/Out	
21	D6	In/Out	
22	U: D7	In/Out	
23	DRQ2	Out	DMA request. Output to delay DRQ. The signal is at a low level when the control register ENID bit is 0
24	INTRO	Out	Interrupt request issued by the FDC. The signal is at a low level when the control register ENID bit is o
	211/1-0-	- 15	This signal stays low.
25	INT	Out	Interrupt request issued from the FDC.
26	DRQ	Out	DMA request
27	[VSS] ့	G	FDC digital ground
28	AG	G	VGO analog ground
32	DACK2	ln .	DMA cycle becomes valid with a low state of this as input at DMA transfer.
33	DMATC	ln .	Indicates end of DMA during DMA transfer.
34	CONT	- i In	VCO control voltage input
35	TEST	in In	Test input with a pullup resistance. Normally, not to be connected or fixed high.
36	VCO:	In/Out	Test input in the test mode, but normally output. To be connected with the low gain side filter.
37	LPF2	Out	Output connected to LPF of the PLL circuit. Selected after leading frequency. To be connected with the
38	LPF11 C		Output connected to LPF of the PLL circuit. Selected after leading frequency. To be connected with the
39	CW >	Out	Test input. Not to be connected.
40	DW	In	Data window input cignal required when winds above 1970 at the same
41	FLT	Out	Data window input signal required when using external VFO circuit. Normally, low or high fixed.  Test input used to indicate filter switching. Not to be connected.
42	DOS: S		
	LOCK	Out	Test input. Not to be connected.
43	RDT	In In	Test input with a pullup resistance. Normally, not to be connected or fixed high.
44		ln .	Data read signal from the floppy disk drive.
	(RDT)	[	When the external VFO circuit is used, it is a data read signal (RDT) input from the external VFO circuit.
45	XOUT	Out	Crystal oscillator inverter amp output pin.
46	XIN7	In	Crystal oscillator inverter amp output pin.
47	VFOEN	ln	Crystal oscillator inverter amp input pin which is used for the 16MHz external clock.
		in	Internal VFO select signal. Internal VFO is selected with a low state of signal and the external VFO is chosen with a high-state of signal.
48	MIN	ln	Used to select the standard floppy disk and mini-floppy disk.  Low: Standard floppy disk  High: Mini-floppy disk
49	MFM	Out	High: MFM mode Low: FM mode
	CL	ln	This pin incorporates a pullup resistance and is used to reset the internal clock generator and VFO flip
53	02	".	flop with a low state of signal. Normally, not to be connected or fixed high
53 54	[VSS]	G	flop with a low state of signal. Normally, not to be connected or fixed high.  FDC digital ground

Pin No.	Signal name	In/Out	Description
56	WDT1	Out	FDD write data compensation output signal. Active low when LA is high.
57	WE	Out	Used to direct the FDD to write data. Active low when LA is high.
58	HS	Out	Head 0 is selected with a low state of this signal when LA is at a low level. Head 1 is selected with a low state of this signal when LA is at a low level.
59	HL	Out	Used to direct the FDD to load the read/write head on the disk. Active low when LA is at a low level.
60	MEN3	Out	Number 3 unit drive motor enable, active low when LA is at a high level.
61	MEN2	Out	Number 2 unit drive motor enable, active low when LA is at a high level.
62	MEN1	Out	Number 1 unit drive motor enable, active low when LA is at a high level.
63	MENO	Out	Number 0 unit drive motor enable, active low when LA is at a high level.
64	[VSS]	G	FDC digital ground
65	[VDD]	V	Single 5V supply. All VDD lines connected to +5V.
66	DS3	Out	Indicates that the number 3 unit is selected, active low when LA is at a high level.
67	DS2	Out	Indicates that the number 2 unit is selected, active low when LA is at a high level.
68	DS1	Out	Indicates that the number 1 unit is selected, active low when LA is at a high level.
69	DSO	Out	Indicates that the number 0 unit is selected, active low when LA is at a high level.
70	STP	Out	Used to deliver step pulse to move the head to another cylinder, active low when LA is at a high level.
71	FR	Out	Used to reset a fault of the FDD, active low when LA is at a high level.
72	LC	Out	Indicates that the read/write head is on the cylinder position after the 43rd cylinder, active low when LA
			is at a high level.
73	DR	Out	Indicates the direction of the head in the seek mode. Seeks towards disk periphery with a low state of this signal and disk center with a high state of this signal when LA is at a low level. Seeks towards the disk periphery with a high state of this signal and disk center with a low state of this signal when LA is at a high level.
74	[VSS]	G	FDC digital ground
75	[VDD]	٧	Single +5V supply. All VDD lines are connected to +5V.
76	ĪDX	In	Indicates the start point of track on the disk.
77	RDY	În	Indicates that the FDD is ready.
80	WP	ln	Indicates that the disk is write protected.
81	28	ln	Indicates the use of two-sided floppy disk.
82	FLT	ln	Indicates that the FDD is at a fault.
83	TKO	tn	Indicates that the head is on track 0.
84	PS1	Out	Indicates write compensation information in the MFM mode.
85	PS0	Out	Late if PS0 is at a low and PS1 at a high. Early if PS0 is at a high and PS1 at a low. Normal if PS0 is at a low and PS1 at a low.
86	DSB	Out	FDD select signal.
87	DSA	Out	#0 drive: DSB=low, DSA=low #1 drive: DSB=low, DSA=high #2 drive: DSB=high, DSA=low #3 drive: DSB=high, DSA=high
88	LA	ln	Determines logic of the drive side output.  WDT1, WE, HG, HL, MEN0 ~ MEN3, DS0 ~ D53, STP, FR, LC, DR are active low with a high state of this signal.
90	[VDD]	V	Single +5V supply. All VDD lines are connected to +5V.
92	CDS	ln	Control register DSB and DSA are selected as drive select signal with a high state of this signal. Internal FDC block US1 and US0 are selected as drive select signal with a low state of this signal.
93	RESET	ln	Resets the contents of control register.
94	SHB	ln	Used to indicate rate of shift for the write.
95	SHA	in	Compensation circuit. 125ns when SHB is low and SHA low. 250ns when SHB is low and SHA high. 375ns when SHB is high and SHA low. 500ns when SHB is high and SHA high. One half of the above values is used for the standard floppy disk.
96	SHEN	ln	Used to set SHB and SHA valid. Rate of shift becomes 0 for the write compensation circuit when the signal is at a high level.
97	STNBY	Out	Indicates that the FDC is at standby.  WDT1, WE, HG, HL, MEN0 ~ MEN3, DS0 ~ DS3, STP, FR, LC, DR are active low when in the standby mode.
98	WDT	Out	FDD write data composed of clock bits and data bits.
99	ENID	Out	Control register ENID bit output.
33	1		

-45-

### 7-5. INS82C50A asynchronous communication element

#### 1. General description and features


- Enhances interface with almost any microprocessor
- Add/delete of suffixed bit(s)/(START, STOP, PARITY) for async communication


Howaltwid.


- Full double buffer method that, does not require precise synchronization
- Independently controlled transmit, receive, line status, data set interrupts
- 1 (216 1) divided programmable buad rate generator (internal 16 x clock generation)
- Independent receiver clock input
- Modern control functions (CTS, RTS, DSR, DTR, RI, DCD)
- Serial interface format full compatible A Line harm.
- -5, 6, 7, 8 bits character size
- Even, off, non-parity
- -1, 1-2/1, stop bits
- Baud rate generation (DC ≥ 56K bauds)
- Illogical start bit detection
- Variety of status information
- Bidirectional data bus, control bus directly controlled tri-state TTL driver
- Start and detect of line break
- Internal self-diagnostics
  - Device internal loopback control
  - Break, parity, overrun, framing error simulation
- Interrupt controlled with priority


#### Timing waveforms

All waveforms are explained in reference to bit 0 and 1.












#### ADS fixed to low level for measurement








- ① : Refer to write cycle.
- 2 : Refer to read cycle.

#### 2. Block diagram



#### 3. Pin description

Discussed below are functions of I/O signal lines. Some of those relate to the internal circuitry.

NOTE: In the discussion, low level signal means logic 0 and high level signal logic 1.

#### INPUT SIGNALS

Chip select (CS0, CS1, CS2, pin-12 to pin-14)

The chip is selected with a high state of CS0 and CS1 and low state of SC2. Chip is selected by latching the decoded chip select signal at a trail edge of the address strobe signal ADS. When the chip is selected, communication is enabled between the ACE and the CPU.

### Data input strobe (DISTR, DISTR, pin-22 and 21)

When DISTR input is at a high or DISTR is at a low after the chip was selected, status information from the ACE selected register and data are read by the CPU.

NOTE: When either DISTR or DISTR is set active, the data will be read from the ACE to the CPU. Therefore, DISTR must be set low or DISTR low when the line is not used.

#### Data output strobe (DOSTR, DOSTR, pin-19 and 18)

When DOSTR is at a high or DOSTR is at a low after the chip was selected, data or control word are written to thee ACE selected register.

NOTE: Either DOSTR or DOSTR must be set active to write to ACE. Therefore, DOSTR must be set low or DOSTR high when the line is not used.

#### Address strobe (ADS, pin-25)

When this line is low, the register select signals (A0, A1, A2) and chip select signals (CS0, CS1, CS2) are latched.

NOTE: The ADS input is used when register select signals (A0, A1, A2) and chip select signals (CS0, CS1, CS2) are not stable. The signal must be set low for such this that this input is not required.

DLAB	A2	A1	A0		Register
0	0	0	0	R	Receive buffer (holding register)
0	0	0	0	W	Trensmit buffer (holding register)
0	0	0	1		Interrupt mask
Х	0	1	0		Interrupt ID
Х	0	1	1		Line control
Х	1	0	0		Modem control
Х	1	0	1	R	Line status
Х	1	1	0	R	Modem status
X	1	1	1		Scratch pad
1	0	0	0		Baud rate divide register, LSB
1	0	0	1		Baud rate divide register, MSB

R: Read only register W: Write only register

### Register select (A0, A1, A1, pin-26 to pin-28)

Used to select the register during read or write.

As shown in the table, the divisor latch access bit (DLAB) which is the most significant bit of the line control register relates to register selection. In order to access the baud rate generator divisor latch, the DLAB bit must be set 1 by the system software.

#### Master reset (MR, pin-35)

A TTL compatible schmitt trigger buffer that has a 0.5 (standard) hysteresis is implemented in this input line. When the line is at a high level, all registers and control logics are cleared, except for the receiver buffer, transmit holding, and divisor latch. Also, the output signals (SOUT, INTRPT, OUT1, OUT2, RTS, DTR) change as in Table-1.

#### Receiver clock (RCLK, pin-9)

A 16 x clock input line that has a receiver circuit.

#### Serial input (SIN, pin-10)

Serial data input line from the communication link (peripheral device, modern, data terminal).

#### Clear to send (CTS, pin-36)

CTS is a modern control signal whose state is tested by referring to the bit 4 (CTS) of the modern status register. The bit 0 (DCTS) of the modern status register is set 1 when there was a change in the state of the CTS input in the period that this register is read after the modern status register was read. The CTS input does not affect the transmitter at all.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the CTS bit of the modem status register.

#### Data set ready (DSR, pin-37)

A low on this line indicates that the modem or the data set is ready to receive and send. For  $\overline{\text{DSR}}$  is a modem control input, its state can be tested by referring to the bit 5 (DSR) of the modem status register. The bit 1 (DDSR) of the modem status register is set 1 when there was a change in the state of the  $\overline{\text{DSR}}$  input in the period that this register is read after the modem status register was read.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the DSR bit of the modem status register.

#### Data carrier detect (DCD, pin-38)

A low on this line indicates that data carrier is detected by the modern or data set. For  $\overline{\text{CD}}$  is a modern control input, its state can be tested by referring to the bit 7 (DCD) of the modern status register. The bit 3 (DDCD) of the modern status register is set 1 when there was a change in the state of the  $\overline{\text{DCD}}$  input in the period that this register is read after the modern status register was read.

NOTE: An interrupt is caused when the modem status interrupt is enabled and that there was a change in the DCD bit of the modem status register.

#### Ring indicator 8-RI, pin-39)

A low on this line indicates that ring is detected by the modem or data set. For RI is a modern control input, its state can be tested by referring to the bit 6 (RI) of the modern status register. The bit 2 (TERI) of the modern status register is set 1 when there was a change in the state-of the RI input in the period that this register is read after the modem status register was read.

0A

MA MA MANA

NOTE: An interrupt is caused when the modern status interrupt is enabled and that there was a change in the RI bit of the modem status register.

Alconomiates.

VCC: pin-40

+5V supply

VSS: pin-20

GND (0V), reference voltage ground

#### **OUTPUT SIGNAL DESCRIPTION**

#### Data terminal ready (DTR, pin-33)

A low on this line indicates that the ACE is enabled to communicate with the modern or the data set. DTR jurns active when the bit of (DTR) of the modern control register is set by the program. This output is set high level after the master reset is conducted. During the loopback mode, the signal is held high level with get only to hear of beat.

Request to send (RTS, pin-32) not only all stands and any one of Allow on this line indicates that the ACE is enabled to send data to the modem or the data set RTS turns active when the bit 1 (RTS) of the modem control register is set by the program. This output is set high level after the master reset is conducted. During the loopback model the signal is held high level, troops thands obtained and in the Output-1 (OUT1, pin-34) til lugar erdt pri bet, mæligan si en er bet.

A general purpose output line which goes active low when the bit 2 (OUT1) of the modern control register is set by the program. OUT1 is set high level after the master reset is conducted. During the loopback mode, the signal is held high level. (9-itig N FEN) tipolo terrope.

Output-2 (OUT2, pin-31)
A general purpose output line which goes active low when the bit 3 (OUT2) of the modem control register is set by the program. OUT2 is set high level after the master reset is conducted. During the loopback mode, the signal is held high level. Side Walter Street

#### Chip select out (CSOUT, pin-24) (Section 3710) on the bin man

A high level signal is issued on this line when CS0, CS1, and SC2 are set high to select chip. Data are not sent out until CSOUT goes high.

#### Driver select out (DDIS, pin-23)

Goes low when ACE data are read by the CPU. When the CPU is reading other than data, the line is kept high. Used to disable an external data transceiver which is established on the data bus D7 - D0 between the CPU and the ACE.

notes, the delimen

#### Baud out (BAUDOUT, pin-15)

The 16 x clock used in the ACE transmitter circuitry, is sent out. The clock frequency is the value the basic clock input is divided by the value set in the baud rate divisor latch. When the BAUDOUT output is connected to the RCLK input, it can also be used for the receiver clock north is sea or this per depair meter a will be out to the

### Interrupt (INTRPT, pin-30) To add postable sit of appliance

Goes active when one of receiver error flag, receive data available. transmitter holding register empty, and modem status interrupts is requested. If the corresponding IER bit was set, the line goes high. The INTR output is reset low after the master reset is conducted or an adequate Interrupt service is done, ಇತ್ತೂ ಬೆರೇಟಿ) ರಂತರವೇ ಸಾವರ್ಷ ಬಡುಗಳ

### Serial output (SOUT, pin-14) who leave to look but used end no work A

Through this line is sent out the serial data to the communication link (modern or data set). The line is set high (MARK) when the master feset is conducted? I les ai rolamer actuals inchem and to including at eatagan eath teatheare, adhailt agus 1771 ach la comachail dhe

And a reason of a partie of the contract of the first in को विद्यासकोठी अभेजीन क्षानी होता. होते हा रहार उन्तर है जा महिलान रहे । हुन् add to the Africa set an again and smooth rest to an action of the and are right from sown

#### INPUT/OUTPUT PIN DESCRIPTION

2. Block diserant

### Data bus (D7 ~ D0, Pin-1 to -8)

An eight line tri-state input/output used to carry bidrectional data communication between the ACE and the CPU. Data, control, word, and status information are transferred via this data bus.


#### External clock input/output (XTAL1, XTAL2, pin-16 and 17)

Connected to the basic clock input (crystal oscillator or external clock)

NOTE:-Pin numbers described are for the dual in-line package.

### **Pin Configuration**





Top view

14

of the invasion was supplied to the con-

ordering and in Williams is there

Committee of Ambientary and a second er und ger Großel und geben between eine gerechten Belge Bereiche Stelle der Geben der der Stelle

and I are will take their mode per add and entail on money

Contract of the

The fatal and there is no the state of the

PART VALLE AROUND RESIDEN

distribution of the second second

organis (1991) provide a servición de la completa del completa de la completa de la completa del completa de la completa del la completa del la completa de  la completa de la completa del la complet

Commence of the Commence of th

21 Navi 4264

 A solven significant configuration of a polytic visitable and the account of the configuration. to 2d (Carlo Color) (1994), kto prage 2.2. ktoré na kolor Použí na skolor se prába od ložia tre Tarzaká zbyle a s

## 7-6. LZ95H12 (Gate array)


#### General

The LZ95H12 may be used together with a LZ93J21, a V40 and optionally, a 8087,

The LZ95H12 incorporates the following functions:

- 1. V40/system address bus interfacing;
- 2. V40/system data bus interfacing;
- V40 oscillator selection;
- 4. bus cycle generator and IO channel interface:
- 5. 8087 interface;
- 6. system ROM interface;
- 7. DRAM control signal generation;
- system timer clock generation;
- 9. speaker control;
- 10. keyboard interface;
- 11. configuration switch port;
- 12. NMI control and IO trapping;
- 13. SCM interface; and
- 14. internal I/O register interface.

### LZ95H12 Block Diagram



#### LZ95H12

			Develotion
No.	Signal name	1/0	Description
1	WE1	0	Not used
2	OE0	0	DRAM output enable
3	OE1	0	Not used
4	RESET	1	System reset signal inut
5	ROMCE	0	ROM chip enable
6	ROMOE	0	ROM output enable
7	BS0	1	Bus status 0
8	BS1	T	Bus status 1
9	BS2	1	Bus status 2
10	AD0	1/0	AD bus 0
11	AD1	1/0	AD bus 1
12	AD2	1/0	AD bus 2
13	AD3	1/0	AD bus 3
14	AD4	1/0	AD bus 4
15		1/0	AD bus 5
_		1/0	AD 086 0
16	Vcc		
17		1/0	AD hug 6
18		1/0	AD bus 6
19		1/0	AD bus 7
20	A8	- 1	CPU address 8
21	A9		CPU address 9
22	A10	1	CPU address 10
23	A11		CPU address 11
24	A12	1	CPU address 12
25	A13	1	CPU address 13
26	A14	1	CPU address 14
27	A15	T	CPU address 15
28	A16	1	CPU address 16
29	A17	1	CPU address 17
30	A18	T	CPU address 18
31	1	1	CPU address 19
32		0	Ready signal for 8087
33		0	Ready signal for V40
34		<del>                                     </del>	Refresh request
		1/0	Request/Grant 0
35		+	Interrupt request from 8087
36		<u> </u>	Bus hold acknowledge
3		1	
3		0	Bus hold request Timer clock
3		0	
4		0	Timer 2 control
4		1	Timer 2 output
4	2 IRQ1	0	Interrupt 1
4		0	Non-maskable interrupt
4	4 TC	1	Terminal count
4	5 CPUCLK	l	CPU clock
4	6 X1	0	Connected with X1 pin of V40
4	7 CPOSC0	0	Connected with COMUs crustal
4	8 CPOSC1	1	Connected with 20MHz crystal
ļ	9 GND	+	
-	0 Vcc	_	
-	1 VOSC	0	Clock output for LZ93J21
-	2 OSC0	0	
_	3 OSC1		Connected with 14.31818MHz crystal
		+	DMA or refresh active signal
_		1/0	
ئا	55 EXTM	1/0	LAIGHIAI HIGHIOTY ADDITO SIGNAL

	I	Vo.	Signal nai	me	1/	0		Description	Ş	11-12-1
	Ţ	56	6 EXTIO		1/0	Ò	External I/O act		official acti	e
		57	SLOCY	C			Signal to decide		Will are some	.461 1
	1	58	EXPDI	₹	Ĉ	5	Not used	and I is	1 227	
	j"	59	EXPBE	N	Č	5	Not used	64.0		
	-	60	IOCHK		1		Not used		(int.)	
	9	61	READY	/	1	77.7	Ready	7/84 1 1 Sea 1 5 1	<u>, 6916</u> Tarah	
		62	STC		Ö	5	Terminal count	output /s		
		63	SYSCL	ζ	Ō	5	System clock		<u>Itakila</u> nga	
	F	64	ALE		0	7	Address latch er	able	1 A-1	<del></del>
	(	65	SD0		Ϊ/C	5	System data bus	1	-	
	1	36	SD1		I/C	5	System data bus		<u> </u>	-
	6	37	SD2	-	I/C	5	System data bus	•		. 177
	E	8	SD3		I/C	5	System data bus		+!\(\Delta\)	- 11
_	- 6	9	SD4		I/C		ystem-data bus	Ā	<u> 88.4</u>	11
	7	70	SD5	1	1/0	_	ystem data bus	12	2.18	
	, 7	1	SD6	-	I/Ö		ystem data bus	44.	<u> </u>	
	7	2	SD7	+	1/0		ystem data bus		<u> </u>	- 171
	7	3	SA0	$\dagger$	ō		ystem address		<u> </u>	1
	7	4	SĀ1	+	0		ystem address		<u> </u>	<u> </u>
	7	+	SA2	+	ö				7.4.5	- ''
	7	-	SA3	+	ö		ystem address		- 4.	
	7	-	SA4	+	-	_	ystem address l			
ł	7	+	SA5	+	0		ystem address I			
ł	79	-	SA6	+	0		ystem address i			
ŀ	80	+		+	0	1	ystem address l	ous 6		
ŀ		-	Vcc	4		_	11 - 1 - 1 - 1 - 1			
-	81	-	GND	4	_	1	<u> </u>			
ŀ	82	+-	SA7	4	Ö	+	stem address b			
	83	-	SA8	-	Ò	+	stem address b			
-	84	-	SA9	1	Ö	-	stem address b			
L	85	+	SA10	L	Ö	S	stem address b	us 10		
4	86	+-	SA11		0	S	stem address b	us 11 <sub>j</sub>		
	87	_	SA12	1	Ó	S	stem address b	us 12		
	88	ļ.,,	SA13		0	S	stem address b	us 13		
L	89		GND			i, y	\$40 mm 1 1 14		1.0	
;	90		SA14	1	o T	Ŝ	stem address b	us 14		
į	91		SA15	1	Ċ	S	stem address b			<del></del>
Ŀ	92	L	SA16	, (	5	S	stem address bi	us 16		
L	93		SA17	(	5	S	stem address bi	us 17	1.A	
1	94		SA18	(	5		stem address bi			
	95		SA19	(	5		stern address bu		<del>, .</del>	
	96		SMRD	Č	5		stem memory re		<del></del>	
	97		SMWR	C	7		stem memory w		1.43	$\dashv$
	98		SIORD	Ċ	7		stern I/O rend		0.11	
1	99	1	SIOWR	C	)	_	stem I/O write			-
1	00	S	PEAKR	C	-		eaker signal	<u> </u>	<u> </u>	
10	01	-	KCLK	1/0			ر clock را در دارد	77.	<u>).</u>	
	02		KDATA	1/0					<u>. 4                                   </u>	- 24
_	Ōä		CPUHS	O		<del>, ,</del>	nal for handshal		M	
-	)4	_	CMHS				nal for handshal			-
÷	55	_	IPCO	I/C	5		bus 0	7		
-	)6		IPC1	1/0	-		bus 1	· · ·	0.77	-24
ic	_		IPC2	1/6					<u> 2.Y.                                   </u>	13
10		_	IPC3	1/0	#	JEV	bus 2 bus 3		19.37	
10		1, 3	MAO	0				70.0	J30	
11		_	MA1	_	-	IVIU	iplexed DRAM			
11	_		MA2	0			iplexed DRAM		<u> </u>	5.
11			7 7 7 7	0		įviu	iplexed DRAM a	address 2	114	
ŧ 1	-	_	Vcc	_		_				

No.	Signal name	1/0	(VB) Description 1995.
113	GND		
114	MA3	0	Multiplexed DRAM address 3
115	ans MA4	O	Multiplexed DRAM address 4
116	MA5	0	Multiplexed DRAM address 5
117	MA6	0	Multiplexed DRAM address 6
118	MA7	0	Multiplexed DRAM address 7
119	MA8	0	Multiplexed DRAM address 8
120	GND		Teaming and the state of the st
121	RAS0	0	DRAM-RAS output Recall the Control of the Control o
122	RAS1	0	DRAM-RAS output
123	CAS0	0	DRAM-CAS output
124	CAS1	0	DRAM-CAS output
125	CAS2	0	DRAM-CAS output
126	CAS3	0	DRAM-CAS output
127	CAS4	0	DRAM-CAS output
128	WEO	0	DRAM write enable: 191a an O.I. landari

ALA PRICO PROGRAM


### 7-7. LZ93J21 (Gate array)

#### General

The LZ93J21 may be used together with a LZ95H12, a V40 and optionally. The LZ93J21 incorporates the following functions:

- 1. system bus interface;
- 2. AEN generation;
- 3. serial port interface;
- 4. modem port interface;
- parallel port adapter;
- 6. ROM disk interface;
- 7. EMS Version 3.2 interface;
- 8. floppy disk adapter extension;
- 9. hard disk adapter interface;
- 10. CRT video subsystem interface;
- 11. LCD video subsystem;
- 12. fast bus cycle logic; and
- 13. internal/external adapter selection logic.

#### LZ93J21 Block Diagram





### LZ93J21 signal description

No.	Signal name	1/0	Description
1	DACK1	ı	Input to V40 channel 0 DMA acknowledge
2	DACK2	1	Input to V40 channel 1 DMA acknowledge
3	DACK3		Input to V40 channel 2 DMA acknowledge
4	SMRD	I	Input to active low memory read signal
5	SMWR	1	Input to active low memory write signal
6	SIORD		Input to active low I/O read signal
7	SIOWR		Input to active low I/O write signal
8	VD0	1/0	LCD VRAM data bus 0
9	VD1	1/0	LCD VRAM data bus 1
10	VD2	1/0	LCD VRAM data bus 2
11	VD3	1/0	LCD VRAM data bus 3
12	VD4	1/0	LCD VRAM data bus 4
	VD4 VD5	1/0	LCD VRAM data bus 5
13			LCD VRAM data bus 6
14	VD6	1/0	LCD VRAM data bus 7
15	VD7	1/0	
16	Vcc		+5V supply
17	GND		0V, ground
18	VD8	1/0	LCD VRAM data bus 8
19	VD9	1/0	LCD VRAM data bus 9
20	VD10	1/0	LCD VRAM data bus 10
21	VD11	1/0	LCD VRAM data bus 11
22	VD12	1/0	LCD VRAM data bus 12
23	VD13	1/0	LCD VRAM data bus 13
24	VD14	1/0	LCD VRAM data bus 14
25		1/0	LCD VRAM data bus 15
26		0	LCD VRAM address bus 0
27		0	LCD VRAM address bus 1
28		0	LCD VRAM address bus 2
29		0	LCD VRAM address bus 3
-		0	LCD VRAM address bus 4
30		0	LCD VRAM address bus 5
31		+-	LCD VRAM address bus 6
32	-	0	LCD VRAM address bus 7
33	1	0	
34		1	Test pin
35	VRAS0	0	LCD VRAM 0 row address select signal
	100101	+_	(active low)  LCD VRAM 1 row address select signal
36	VRAS1	0	(active low)
-	VCAS0	0	LCD VRAM 0 column address select sig-
37	VUASU	0	nal (active low)
20	VCAS1	0	LCD VRAM 1 column address select sig-
38	VUASI		nal (active low)
39	VWE	0	LCD VRAM write enable signal (active low)
40		0	Hard disk memory select signal (active low)
4		0	Hard disk I/O select signal (active low)
42		0	EMS memory card system address bus 16
-			Not used
43		+	1: HD 0: FD
44			LOW.
45		1	
40		0	Bus cycle ready signal
4		0	Slow bus cycle select signal
4		1	Reset signal input (active high)
4	9 GND		
5	0 Vcc		
	$\overline{}$		
5	1 IRQ3	0	V40 channel 3 interrupt request signal V40 channel 4 interrupt request signal

Fig. 20	N	lo. Signal nar	me   [/	O Description	1.77
STIM	1				
55   EXTIO   O   External I/O active signal (active low)     56					
Section			1 29 2 5		
57   DSKCHG			5 2 2 2 2 2	Floppy disk controller select signal (	
Secondaria   Sec	1 5	7 DSKCH	<b>5</b> 1	the state of the s	N) -
GO	J. E	BB HID	C		
60	. 5	59 107A	_ C	7AH I/O port select signal (active low	)
61	-	CSCOM	A O	COMA chip select signal (active high)	17
62   SINTEN	- 6	SI - SIRQ	1		
63 GSCOMB O COMB chip select signal (active high) 64 GOM1/2 I Input to COM 1, COM 2 select signal from the sub-CPU 65 BUSY I Input to printer busy signal 66 ACK I Input to printer acknowledge signal 67 PE I Input to printer select signal 68 SELECT I Input to printer select signal 70 SEL O Printer initialize signal 71 INIT O Printer initialize signal 72 AUTOFD O Printer initialize signal 73 STROBE O Printer strobe signal 74 PPDLO O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 1 to printer 77 PPDL3 O Data output 2 to printer 78 PPDL4 O Data output 3 to printer 79 PPDL5 O Data output 4 to printer 79 PPDL6 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data latch signal 88 LCDUO O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 2 92 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 3 92 LCDL3 O Lower row LCD data 3 94 LCDU3 O Upper row LCD data 3 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 1 99 SD2 I/O System data bus 2 00 SD3 I/O System data bus 5 01 SD4 I/O System data bus 6 04 SD7 I/O System data bus 6 05 SA0 I System address bus 1 06 SA1 I System address bus 0	. 6	2 SINTEN		Input to 82C50 interrupt enable signa	1
the sub-CPU the su	6	GSCOME	3 0	COMB chin select signal (active high)	12.1
the sub-CPU  Le5 BUSY I Input to printer busy signal  ACR I Input to printer acknowledge signal  67 PE I' Input to printer acknowledge signal  68 SELECT I Input to printer select signal  69 ERROR I Input to printer select signal  70 SEL O Printer select signal  71 INIT O Printer initialize signal  72 AUTOFD O Printer linefeed enable signal  73 STROBE O Printer strobe signal  74 PPDL0 O Data output 0 to printer  75 PPDL1 O Data output 1 to printer  76 PPDL2 O Data output 2 to printer  77 PPDL3 O Data output 3 to printer  78 PPDL4 O Data output 3 to printer  79 PPDL5 O Data output 5 to printer  80 Vcc +5V supply  81 GND OV, ground  82 PPDL6 O Data output 6 to printer  83 PPDL7 O Data output 7 to printer  84 TSTCLK I Test clock input  85 S O LCD scan start signal  86 CP1 O LCD data latch signal  87 CP2 O LCD data shift clock  88 LCDU0 O Upper row LCD data 0  89 LCDU1 O Upper row LCD data 1  90 LCDU2 O Upper row LCD data 2  91 LCDU3 O Upper row LCD data 1  94 LCDU2 O Upper row LCD data 2  95 LCDL3 O Lower row LCD data 2  96 LCDU3 O Lower row LCD data 2  97 SD0 I/O System data bus 3  98 SD1 I/O System data bus 4  100 SD3 I/O System data bus 5  SA0 I System address bus 0  60 SA1 I System address bus 0  60 SA2 I System address bus 0	6	4 GOM1/2			
Be		<del></del>		the sub-CPU	121
67 PE I Input to printer paper empty signal 68 SELECT I Input to printer select signal 69 ERROR I Input to printer select signal 70 SEL O Printer select signal 71 INIT O Printer initialize signal 72 AUTOFD O Printer linefeed enable signal 73 STROBE O Printer strobe signal 74 PPDL0 O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 2 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 3 to printer 79 PPDL5 O Data output 5 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data latch signal 88 LCDUO O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU0 O Upper row LCD data 2 92 LCDU0 O Upper row LCD data 1 94 LCDU2 O Lower row LCD data 1 95 LCDU1 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SDO 1/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 5 101 SD4 I/O System data bus 6 102 SD5 I/O System address bus 0 103 SA2 I System address bus 0 106 SA1 I System address bus 0 107 SA2 I System address bus 0	- 6	5 BUSY	L	Input to printer busy signal	161
Fe	-6	6 ACK	L	Input to printer acknowledge signal	.5.5
68 SELECT I Input to printer select signal 69 ERROR I Input to printer error signal 70 SEL O Printer select signal 71 INIT O Printer initialize signal 72 AUTOFD O Printer linefeed enable signal 73 STROBE O Printer strobe signal 74 PPDLO O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 2 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 5 to printer 79 PPDL5 O Data output 5 to printer 79 PPDL6 O Data output 6 to printer 80 Vcc +5V supply 81 GND 0V, ground 82 PPDL6 O Data output 7 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data latch signal 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 1 94 LCDU3 O Lower row LCD data 1 94 LCDL3 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 1/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System address bus 0 106 SA1 I System address bus 0 107 SA2 I System address bus 1	6	7PE			17.
69 ERROR I Input to printer error signal 70 SEL O Printer select signal 71 INIT O Printer initialize signal 72 AUTOFD O Printer linefeed enable signal 73 STROBE O Printer strobe signal 74 PPDL0 O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 3 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 5 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND oV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data latch signal 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 2 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 6 105 SA0 I System address bus 0 106 SA1 I System address bus 0 107 SA2 I System address bus 0	6	8 SELECT	1		
SEL   O   Printer select signal	6	9 ERROR	1		
Till	7	0 SEL	0	years and a second a second and	- 1
72 AUTOFD O Printer linefeed enable signal 73 STROBE O Printer strobe signal 74 PPDLO O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 2 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 2 91 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 2 100 SD3 I/O System data bus 2 100 SD5 I/O System data bus 5 101 SD4 I/O System data bus 5 102 SD5 I/O System data bus 6 103 SD6 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 0 107 SA2 I System address bus 1	7	1 INIT	0		
73	7:	AUTOFD	0		
74 PPDLO O Data output 0 to printer 75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 2 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 4 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 6 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 1 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SDO VOSC I LCD controller clock input 98 SD1 VO System data bus 1 99 SD2 VOS System data bus 2 100 SD3 VO System data bus 4 102 SD5 VOS System data bus 5 103 SD6 VO System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 0 107 SA2 I System address bus 0	7		-		
75 PPDL1 O Data output 1 to printer 76 PPDL2 O Data output 2 to printer 77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 78 PPDL5 O Data output 5 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 2 100 SD3 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 107 SA2 I System address bus 0		-	<del>-</del> -		
76 PPDL2 O Data output 2 to printer  77 PPDL3 O Data output 3 to printer  78 PPDL4 O Data output 4 to printer  79 PPDL5 O Data output 5 to printer  80 Vcc +5V supply  81 GND OV, ground  82 PPDL6 O Data output 6 to printer  83 PPDL7 O Data output 7 to printer  84 TSTCLK I Test clock input  85 S O LCD scan start signal  86 CP1 O LCD data latch signal  87 CP2 O LCD data shift clock  88 LCDUO O Upper row LCD data 0  89 LCDU1 O Upper row LCD data 1  90 LCDU2 O Upper row LCD data 2  91 LCDU3 O Upper row LCD data 2  92 LCDL1 O Lower row LCD data 1  94 LCDL2 O Lower row LCD data 2  95 LCDL3 O Lower row LCD data 3  96 VOSC I LCD controller clock input  97 SDO 1/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 5  03 SD6 I/O System data bus 6  04 SD7 I/O System data bus 6  05 SA1 I System address bus 0  06 SA1 I System address bus 0	_		-		
77 PPDL3 O Data output 3 to printer 78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDUO O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 1 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SDO 1/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 5 101 SD4 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 107 SA2 I System address bus 0 108 SVSTem address bus 0 109 SA2 I System address bus 0 100 SD3 I/O System data bus 7 100 System address bus 0 100 SD3 I/O System data bus 7 100 System address bus 0 100 SD3 I/O System address bus 0 100 SD4 I/O System address bus 0 100 SD3 I/O System address bus 1 100 SD4 I/O System address bus 0 100 SD3 I/O System address bus 1 100 SD4 I/O System address bus 1 100 SD4 I/O System address bus 1	-		+		
78 PPDL4 O Data output 4 to printer 79 PPDL5 O Data output 5 to printer 80 Vcc +5V supply 81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDUO O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SDO 1/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 107 SA2 I System address bus 0 108 SA1 II System address bus 0 109 SA2 I System address bus 0 100 SA2 I System address bus 0			-		
79 PPDL5 O Data output 5 to printer  80 Vcc +5V supply  81 GND OV, ground  82 PPDL6 O Data output 6 to printer  83 PPDL7 O Data output 7 to printer  84 TSTCLK I Test clock input  85 S O LCD scan start signal  86 CP1 O LCD data latch signal  87 CP2 O LCD data shift clock  88 LCDU0 O Upper row LCD data 0  89 LCDU1 O Upper row LCD data 1  90 LCDU2 O Upper row LCD data 2  91 LCDU3 O Upper row LCD data 3  92 LCDL0 O Lower row LCD data 0  93 LCDL1 O Lower row LCD data 1  94 LCDL2 O Lower row LCD data 2  95 LCDL3 O Lower row LCD data 3  96 VOSC I LCD controller clock input  97 SD0 I/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  107 SA2 I System address bus 1	-		-		
80 Vcc	_		-		
81 GND OV, ground 82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SDO I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 3 101 SD4 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 107 SA2 I System address bus 1 107 SA2 I System address bus 1	!		. 0		
82 PPDL6 O Data output 6 to printer 83 PPDL7 O Data output 7 to printer 84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 1 99 SD2 I/O System data bus 1 99 SD2 I/O System data bus 4 102 SD5 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 107 SA2 I System address bus 1 107 SA2 I System address bus 1 107 SA2 I System address bus 1				1	
83 PPDL7 O Data output 7 to printer 84 TSTCLK	-				
84 TSTCLK I Test clock input 85 S O LCD scan start signal 86 CP1 O LCD data latch signal 87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 4 101 SD4 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1 107 SA2 I System address bus 1			-		
85 S O LCD scan start signal  86 CP1 O LCD data latch signal  87 CP2 O LCD data shift clock  88 LCDU0 O Upper row LCD data 0  89 LCDU1 O Upper row LCD data 1  90 LCDU2 O Upper row LCD data 2  91 LCDU3 O Upper row LCD data 3  92 LCDL0 O Lower row LCD data 1  94 LCDL1 O Lower row LCD data 1  95 LCDL3 O Lower row LCD data 2  95 LCDL3 O Lower row LCD data 3  96 VOSC I LCD controller clock input  97 SD0 I/O System data bus 0  98 SD1 I/O System data bus 2  100 SD3 I/O System data bus 2  101 SD4 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  107 SA2 I System address bus 1					
86 CP1 O LCD data latch signal  87 CP2 O LCD data shift clock  88 LCDU0 O Upper row LCD data 0  89 LCDU1 O Upper row LCD data 1  90 LCDU2 O Upper row LCD data 2  91 LCDU3 O Upper row LCD data 3  92 LCDL0 O Lower row LCD data 0  93 LCDL1 O Lower row LCD data 1  94 LCDL2 O Lower row LCD data 2  95 LCDL3 O Lower row LCD data 2  96 VOSC I LCD controller clock input  97 SD0 I/O System data bus 0  98 SD1 I/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 3  101 SD4 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  106 SA1 I System address bus 2			1.12	Test clock input	
87 CP2 O LCD data shift clock 88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1			0		
88 LCDU0 O Upper row LCD data 0 89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1			+		
89 LCDU1 O Upper row LCD data 1 90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1	87	CP2	0		
90 LCDU2 O Upper row LCD data 2 91 LCDU3 O Upper row LCD data 3 92 LCDL0 O Lower row LCD data 0 93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1			0	Upper row LCD data 0	
91 LCDU3 O Upper row LCD data 3  92 LCDL0 O Lower row LCD data 0  93 LCDL1 O Lower row LCD data 1  94 LCDL2 O Lower row LCD data 2  95 LCDL3 O Lower row LCD data 3  96 VOSC I LCD controller clock input  97 SD0 I/O System data bus 0  98 SD1 I/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 3  101 SD4 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  106 SA1 I System address bus 1	89			Upper row LCD data 1	
91 LCDU3 O Upper row LCD data 3 92 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 2 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1	- 1		0	Upper row LCD data 2	
93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 1/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1 107 SA2 I System address bus 2		LCDU3	0		
93 LCDL1 O Lower row LCD data 1 94 LCDL2 O Lower row LCD data 2 95 LCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1 107 SA2 I System address bus 2	92	L'EDLO	0	Lower row LCD data 0	$\dashv$
95 CCDL3 O Lower row LCD data 3 96 VOSC I LCD controller clock input 97 SD0 I/O System data bus 0 98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1 107 SA2 I System address bus 2	93	LCDL1	0		
95 LCDL3 O Lower row LCD data 3  96 VOSC I LCD controller clock input  97 SD0 I/O System data bus 0  98 SD1 I/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 3  101 SD4 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  106 SA1 I System address bus 1	94		0	Lower row LCD data 2	- J
96 VOSC	95	LCDL3	0		
97 SD0 1/O System data bus 0  98 SD1 I/O System data bus 1  99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 3  101 SD4 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  106 SA1 I System address bus 1  107 SA2 I System address bus 2	96		1		-
98 SD1 I/O System data bus 1 99 SD2 I/O System data bus 2 100 SD3 I/O System data bus 3 101 SD4 I/O System data bus 4 102 SD5 I/O System data bus 5 103 SD6 I/O System data bus 6 104 SD7 I/O System data bus 7 105 SA0 I System address bus 0 106 SA1 I System address bus 1 107 SA2 I System address bus 2	97		<del>                                     </del>		
99 SD2 I/O System data bus 2  100 SD3 I/O System data bus 3  101 SD4 I/O System data bus 4  102 SD5 I/O System data bus 5  103 SD6 I/O System data bus 6  104 SD7 I/O System data bus 7  105 SA0 I System address bus 0  106 SA1 I System address bus 1  107 SA2 I System address bus 2	$\rightarrow$		+		_
100   SD3   I/O   System data bus 3         101   SD4   I/O   System data bus 4       102   SD5   I/O   System data bus 5       103   SD6   I/O   System data bus 6       104   SD7   I/O   System data bus 7       105   SA0   1   System address bus 0       106   SA1   I   System address bus 1       107   SA2   I   System address bus 2       108   System address bus 2       108   System address bus 2       108   System address bus 3       109   SA2   I   System address bus 3       100   System address bus 3       101   System address bus 3       102   System data bus 4       103   System data bus 5       104   System address bus 1       105   System address bus 3       106   SA2   I   System address bus 3       107   SA2   I   System address bus 3       107   SA2   I   System address bus 3       107   System address bus 4       108   System address bus 4       109   System address bus 6       109   System address bus 1       100   System address bus 6       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 7       100   System address bus 6       100   System address bus 7       100   System addres	-		$+ \longrightarrow$	Constant Constant	
O1   SD4   I/O   System data bus 4     O2   SD5   I/O   System data bus 5     O3   SD6   I/O   System data bus 6     O4   SD7   I/O   System data bus 7     O5   SA0   I   System address bus 0     O6   SA1   I   System address bus 1     O7   SA2   I   System address bus 2     O7   SA2   I   System address bus 2     O8   System address bus 2     O8   System address bus 3     O7   SA2   I   System address bus 3     O8   SA2   I   System address bus 3     O8   System address bus 3     O8   SA2   I   System address bus 3     O8   SA2   I   System address bus 3     O9   SA3   SA3   SA3   SA3   SA3     O9   SA3	$\rightarrow$		<del>                                     </del>		
02 SD5 1/O System data bus 5 03 SD6 1/O System data bus 6 04 SD7 1/O System data bus 7 05 SA0 1 System address bus 0 06 SA1 1 System address bus 1 07 SA2 1 System address bus 2			-		_
03 SD6 I/O System data bus 6 04 SD7 I/O System data bus 7 05 SA0 I System address bus 0 06 SA1 I System address bus 1 07 SA2 I System address bus 2	$\rightarrow$		-		
04 SD7 I/O System data bus 7 05 SA0 I System address bus 0 06 SA1 System address bus 1 07 SA2 I System address bus 2	$\rightarrow$	<u> </u>	-		_
05 SA0 1 System address bus 0 06 SA1 System address bus 1 07 SA2 System address bus 1	$\overline{}$		-		_
06 SA1 System address bus 1	-		_		
07 SA2 System address bus 2	-		-		
or hasAzar at proystem address bus 2			_		
	0/	-SAZ	41 to 1	System address bus 2	

No.	Signal name	1/0	(MOTTE ODescription 1985)
108	SA3	1	System address bus 3
109	SA4	1	System address bus 4 4510410
110	SA5	144	System address bus 5 ad year in 1882 N. i or
111	SA6 <sup>1/H/C</sup>	101	System address bus 6
112	Vcc	<u> </u>	+5V supply another than 194
113	GND		OV, ground pairwini frag false :
114	SA7	1	System address bus 7 and hou mabour
115	SA8	LT	System address bus 8 35 April 1907 (1977)
116	SA9	1	System address bus 9 18 10/8/19 Cold 1
117	SA10	1	System address bus 10 ph/s Jahr 10 ph/s
118	SA11	1	System address bus 1400, and visite brail .
119	SA12	- 1	System address bus 12
120	SA13		System address bus 13
121	SA14	T	Systemaddress bus 14/mothorismothic
122	SA15	T	System address bus 15
123	SA16	1	System address bus 161 2000 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
124	SA17	1	System address bus 17
125	SA18	1	System address bus 18
126	SA19	1	System address bus 19
127	AEN	0	DMA refresh active signal
128	REFRQ	Τ,	Input to refresh request signal from V40






뀵


ΙĊ


ω


\*\*\*\*\*\*\*\*\*\*\*\*\*


Ē
















1		SPECIAL			(CUT (TRACE)	(CUT & JAP) 12545	(CUT 'S, JAP') AUTO PONER OFF	(CUT & JWP.)			-	• • • • • • • • • • • • • • • • • • • •												
=		MORNAL. S	1 1	DUAL FD6 ~ 0 HD6/F90 - X	WITH 10 KEY	2 27 7 5 6 1 V		720K	1				·											
	HEMIN	1	A SOURCE	C WEEK NO HOU	_	PERIOD (720K)	3.22	7									::		i		ŧ	:		
<b>5</b>		FLACTION	SELECT LED THUTCHTON SOURCE	TE DESMITER	SELECT NEYBOARD STZE	PTO INITE PRE-CORP PERIOD	HDD INCTOR CONTROL	FOO TYPE SELECT									, , , , , , , , , , , , , , , , , , ,		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
: 		LOCATION	5	3	9.		1 1 1 1	1 5												7 7 9				
L.				(	1000	1000	19	]	٩				4	,										
	OIP SUITCH	00%	CPU BPEATTON	Bartes 	HORANT	PC SPEAKER	LOW BATT/SHUT ALARN OFF																	
	60	38.	1 RESET SUB-CPU	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3 COR. YOUNGE	4 MORNIL	S ROBUL			10-12-1966				E0-12-1988			11-8-1968							
ш		1					I T	] ;     . ]																
<u> </u> :		SIT 7-4 SIT 3-0	120	1.10		210 arn	Us : Uss			rz Pos		SACH SIDE.		2	ON EACH SIDE.		3 PCB							
<b>a</b>	PAM CKEYS	LAST ADDRESS	+	GETTE GETTE	+	OWFFFF OTFFFF	CHEFFF			ECH FOR REYZ POS	N.	NIDE BY 0.1944 DATE		EIN FOR REY26 PUR	P. SIDE BY 0,5MM (P) TO CN1-714		ECN FOR REFS PCS	F) TO CHI-714						
				X X X X X X X X X X X X X X X X X X X		18 A	25 PE				≥ Or U27 (744012	DET PLU DIR CORP. S			CKET PAD ON COM			IDE, CLCDs. is 1479						
<b>.</b>	200	MOT USED	047	.a.			; . ;		1		1. SHAP PIN 1 AND PIN 2 OF URT (7440125)	5. JUNEAN 738 ME OF LOW TOUGHOUSE, 3. DRIAGGE ANNOE BRADGET PAD ON COPP. SIDE BY 0.594 DR EACH SIDE. 4. ATTACH CANSOLDER RIDE FLEW. 3.478 RETTO CHI. 7.44			1. ENLARGE ANGLE BRACKET PAD ON COMP. SIDE BY 0.544M ON EACH SIDE. 2. ATTACH ON BOLDER SIDE, COLO1.8 (47PP) TO CN1-7.14			1. ATTACH ON SOLDER SIDE, CLCDI. IN [APPT] TO CHI-714						
	DESTRUCTORS	LAST USE	0%0 CH17	8 9	R46	63	192		,						1.E			*				<u> </u>		
		,					<u> </u>									₹ ·		DO POSA	HDO/FDD VERSION	1000	6.10F	NOT.	Deffet.	
	SPANE BATES	į		2 E E E E E E E E E E E E E E E E E E E	; }		74E04		BAGSSE	E Land	. /	Use Date At	×××××××××××××××××××××××××××××××××××××		1 AN 1 E		4	DUAL FOO PESA, NS STARLE FOO/ADD PESA.	DUAL FDO YENSTON	+	7. 73 9306	+		
10/12	8	2			-	Ή	**[_	F 35	98-A			¥		·	-			DUM. PDD PCS	an jeur		613	$H_{\underline{}}$	╁	











name in the second of the seco

# SHARP PARTS GUIDE

# PC-4602 MODEL PC-4641

#### CONTENTS-

- 1 Exteriors
- 2 Keyboard
- 3 AC adaptor
- 4 FDD ass'y
- 5 Power supply ass'y
- 6 Packing material & Accessories
- 7 Key top kit
- 8 Main logic PWB ass'y
- 9 CE-451A CRT adaptor board (USA----standard, others----option)

#### DESTINATION TABLE

ATTOM TABLE			T	
USA		EJ	Korea	
Canada		ESC	Venezela	
Germany, Austria		ESCI	Taiwan	
U.Kingdom		EQ	New Zealand	
Australia		EH	Malaysia	
Hong Kong		ESG	Indonesia	
Singapore		ISGI	Philippines	
Switzerland (Germany)		ESB	Saudi Arabia	
	USA Canada Germany, Austria U.Kingdom Australia Hong Kong Singapore	Canada Germany, Austria U.Kingdom Australia Hong Kong Singapore	USA         EJ           Canada         ESC           Germany, Austria         ESCI           U.Kingdom         EQ           Australia         EH           Hong Kong         ESG           Singapore         ISGI	USA Canada ESC Venezela ESCI Taiwan U.Kingdom Australia Hong Kong Singapore  EJ Korea ESC Venezela ESCI Taiwan EQ New Zealand EH Malaysia ESG Indonesia ISGI Philippines

#### **DEFINITION**

The definition of each Rank is as follows and also noted in the list

- A: Parts necessary to be stocked as High usage parts.
- B: Parts necessary to be stocked as Standard usage parts.
- C: Low usage parts.
- D: Parts necessary for refurbish.
- E: Unit parts recommended to be stocked for efficient after sales service.

Please note that the lead time for the said parts may be longer than normal parts.

S: Consumable parts.

Please note that the following parts used in Copier under the same description are classified into A or B Rank depending upon the place used.

Example: Gear made of Metal, Sprocket, Bearing, Belt made of Rubber, Spring clutch


mechanism.

A Rank: The parts which may be with the revolution or loading.

B Rank: Parts similar to A Rank parts, but are not included in Rank A.

Parts marked with "A" are important for maintaining the safety of the set. Be sure to replace these parts with specified ones for maintaining the safety and performance of the set.





#### 1 Exteriors

	1	Exteriors					
0 6 M 7 3 1 3 6 0 3 //	NO.	PARTS CODE	PRICE		PART	DESCRIPTION	
O		0 GM 7 3 1 3 3 6 0 3 //				CAB-C/White	(G,W)
0 (M 7 3 1 3 6 0 6 // A C	1			N	D	CAB-C/Black	
Section   Sect	2	0 GM 7 3 1 3 3 6 0 6 //					(G,W)
0 GM 7 3 1 3 6 0 7 / A C N C Hook (St/White (U.Y.H.Q.K.S.E)	2						(U,Y,H,Q,K,S,E)
1   0   0   7   1   3   6   1   7   7   8   7   8   7   8   7   8   7   8   7   8   7   8   7   8   7   8   7   8   8	3	0 GM 4 4 7 0 0 0 6 5 //				Extension spring	(C W)
\$ 0 (M 8 ) 1 0 0 0 5 1 / AZ N C Source groating tubes  \$ 0 (M 9 ) 1 3 5 6 2 / AZ N C SOURCE connection (with shrink tube)  \$ 0 (M 9 ) 1 3 5 6 2 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 9 ) 1 3 5 6 2 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 0 1 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 0 1 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 0 1 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 0 1 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 3 5 6 0 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE CONNECTION (with shrink tube)  \$ 0 (M 0 ) 2 0 1 5 1 5 / AZ N C SOURCE	4						
5   0 M 9   1   3   5   2   7   A Z   N   C   Assy, LCO/EL connection (with pitrons tubes)	- '						(0,1,11,0,11,0,12)
7   O   N   7   2   2   9   A   C   Z   C   E   N   E   C   C   Staplay assly (3850026)     9   P   E   T   V   1   0   2   A   C   Z   A   E   N   C   C   Staplay assly (3850026)     9   P   E   T   V   1   0   2   A   C   Z   A   E   N   C   C   C   Staplay assly (3850026)     10   A   C   C   Staplay   C   C   Staplay   C   C   Staplay   C   C   Staplay   C							
S							
9   P. E. T. Y.   1   0.4   2.6   Z.   2.   A.   B.   N.   C.   Dissistation sheet 2.(8):130(1)40(0982)     13   X   Y   P. S.   3   P. S.   S.   D. S.   D.   O.   A.   N.   C.   Caution liberial 12×83999999999999999999999999999999999999							
12   0 (M 6 0 2 6 1 5 0 8 / / A		PZETVINA 2ACZZ					
13   XIP   SO 3   0   0   0   0   0   0   0   0   0							
10   0   13   13   3   6   9   7   AD   N   C   Cover A/White   (G.W.   10   C.W.   13   3   6   19   7   1   1   1   1   1   1   1   1   1				- 11			
0		0 GM 7 3 1 3 3 6 0 9 //		N	С	Cover A/White	
15   0   15   2   1   3   6   6   7   7   7   N   C   Roll damper right	14		A D	N	С		(U,Y,H,Q,K,S,E)
17   0   M   0   1   3   6   0   0   A   A   C   N   C   Hold angle   C   Sorre (3.8)(41)(10506)   (G.W. 3.1)   P   Z   E   V   0   4   1 A C   Z   A E   N   C   Insulation sheet   1 (20 × 26)(41)(400081)   (G.W. 3.1)   (G.W	15						
38   X B P S D 3 O P D 0 0 0 0 A A C C   Screw (3.8)(4.1)(0506)   (G.W.)	16	0 GM92133604//					
19   P Z ET V   0 4   1 A C Z Z   A E   N   C   Insulation sheet   1(20 X 25)(81400081)   (G.W)	, 17	0 GM 4 0 1 3 3 6 0 0 //		N			
O G M 7 3 1 3 3 6 0 4		XBPSD30P08000					
20   G M 2   3   3   5   4	19						(GW)
0 G.W. S. 1 of 2 O 1 S 1 of 7	20						
21		0 CM C 0 2 0 1 5 1 5 //					(G,W)
20   CM   6 0 2 0 1 5 1 9	21	0 CM 6 0 2 0 1 5 1 5 //					(U,Y,H,Q,K,S,E)
C							(PC-4641 only)
S		D G M 6 D 2 D 1 5 1 9 //					(PC-4641··G,W)
Section   Company   Comp		0 GM 6 0 2 0 1 5 2 0 //					(PC-4641 ·· U,Y,H,Q,K,S,E)
The property of the propert	23				C	LED panel,cabinet unit/White	
24   0 G M 8   2 0 0 1 0 2 /				N	С		(PC-4602··U,Y,H,Q,K,S,E)
25   V R D - R C 2 E V 1 D 2 J AA C   Resistor (1/4W 1.0Km ±5%)(10910252)		0 GM 8 1 2 0 0 1 0 2//	AD	N	С	Heat shrinkable tube	
27   0   0   0   2   1   5   0   // A   B   N   C   DBP   No label   (G.W.	25	VRD-RC2EY102J	AA			Resistor (1/4W 1.0KΩ ±5%)(10910252)	
27   0   0   0   0   2   7   8   0   N   0   Cab - 9/White	26						(0.110)
28   0 G M 7 3 1 3 3 6 1 2 // BE N D Cab = 9/Black	27						
29 0 6 M 4 0 1 3 3 5 6 0 4 // AD N C Install angle; oll damper 30 X B P S D 3 0 P 6 6 0 0 0 AA C Serev (3 x 6)(41100504) 31 0 6 M 9 2 1 2 6 2 1 9 // AE N C Cable ass'y 32 0 6 M 7 0 1 1 3 5 6 0 // AC N C Cable ass'y 32 0 6 M 7 0 1 1 3 5 6 0 // AC N C Cable ass'y 33 V H P G L 3 N G 3 3 / - 1 AA B LED(Green) (GL3MG43)(33499901) 34 V H P G L 3 N D 4 3 / - 1 AB B LED(Green) (GL3MG43)(33499902) 35 0 S P P 1 0 6 7 A C Z Z AD B Push switch (51700216) 36 L X - B Z 1 1 4 7 C C Z Z AA C C Screw (4 1200335) 37 0 U N T X 2 2 3 A C Z Z C C C N C HDD controller with core (92133757) (PC-4641 only) 40 0 M 4 0 1 3 3 5 0 0 // AL N C Green (3 x 4)(41100512) (PC-4641 only) 40 0 M 4 0 1 3 3 5 0 0 // AL N C Green (3 x 4)(41100512) (PC-4641 only) 41 0 6 M 1 3 3 5 // A S A C Z Z AE N C Insulation sheet 4 (25 x 34)(8140084) 42 P Z E T V 1 0 4 3 A C Z Z AE N C Insulation sheet 4 (25 x 34)(8140084) 43 0 6 M 9 2 1 3 3 6 0 0 // AW N C Power cable 44 T L AB P 1 3 1 7 A C S A AB C VR-IND label/Black (60201074-2) (U.Y.H.Q.K.S.E D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133641) (U.Y.Q.S.E. B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133641) (U.Y.Q.S.E. B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133642) (U.Y.H.Q.K.S.E D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, keyboard (92133643) (U.Y.Y.B.K.S.E B D U.Y.T. 2 2 2 B A C Z Z B K N E ASS'y, ke	28						
30   X   P   S   D   3   D   6   6   0   0   0   A   A   N   C   Cable ass'y							(0,1,11,0,1,0,1)
33   0 G M9 2   1 2 6 2 1 9 //				N		Install angle, roll damper	
32   0 G M 7 0 1 1 3 3 6 0 //		XBPSD30P06000		- Al			
33 V H P G L 3 N G 4 3 /- 1 A A B LED(Green) (GL3NG43)(33499901) 34 V H P G L 3 N G 4 3 /- 1 A B B LED(Regen) (GL3NG43)(33499902) 35 Q S W - P 1 Q 6 7 A C Z Z A D B Push switch (6.1700216) 36 L X - B Z 1 L 4 7 C C Z Z A A C Screw (4.1200.335) 37 D D N T K Z 2 3 Z A C Z Z C C N C HDD controller with core (92133757) (PC - 4641 only, 93 Q G MB 1 4 Q 0 Q B 1 // A H N C Fish paper (PC - 4641 only, 94 Q Q G MB 1 4 Q 0 Q B 1 // A H N C Fish paper (PC - 4641 only, 94 Q Q G MB 1 4 Q Q Q B 1 // A H N C Heatsink, power supply with (92 Q G MB 1 4 Q Q G MB 1 4 Q G MB 1 3 3 5 0 0 // A L N C Heatsink, power supply with (92 Q G MB 1 4 Q G MB 1 3 3 5 0 0 // A L N C Heatsink, power supply with (92 Q G MB 1 4 Q G MB 1 3 3 5 0 0 // A L N C Heatsink, power supply with (92 Q G MB 1 4 Q G MB 1 3 3 5 0 0 // A L N C Heatsink, power supply with (92 Q G MB 1 4 Q G MB 1 3 3 5 0 0 // A M N C Power cable (92 Q MB 1 3 3 6 Q MB 1 4 Q G MB 1 3 3 5 Q MB 1 4 Q G MB 1 3 3 5 Q MB N C VR - IND label/Black (60201074 - 2) (U.Y.H.Q.K.S.E. D U.N.T - 2 2 2 B A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 2 2 B A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 2 7 A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 2 7 A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 3 D A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 3 D A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 3 D A C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 3 D A C Z Z B C Z Z B K N E Ass'y.keyboard (92133641) (G.W.G.K.E. D U.N.T - 2 3 D A C Z Z B C						PWR for LED (without parts)	
34   V H P G L 3 H D 4 3 / - 1				- 14			
S							
Series   Series   A							
37   DUNTK 2 2 3 2 A C 2 Z   C C   N C   HDD controller with core (92133757)   (PC-4641 only)	36	L X - B Z 1 1 4 7 C C Z Z					
38 X B P S D 3 0 P 0 4 0 0 0 0 A A C Screw (3x4)(41100512) (PC-4641 only (PC-4641 only 40 0 6 M 4 0 1 3 3 5 0 0 / / A H N C Fish paper (PC-4641 only 40 0 6 M 4 0 1 3 3 5 0 0 / / A L N C Heatsink, power supply (PC-4641 only 40 0 6 M 4 0 1 3 3 5 / / / B Z N E Power supply unit (PC-4641 only 40 0 6 M 4 0 1 3 3 5 / / / B Z N E Power supply unit (PC-4641 only 40 0 6 M 4 0 1 3 3 5 / / / B Z N E Power supply unit (PC-4641 only 40 0 6 M 4 0 1 3 3 5 / / / B Z N E Power supply unit (PC-4641 only 40 0 6 M 4 0 1 3 3 6 0 0 / A W N C Heatsink, power supply unit (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4641 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 1 0 / A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 0 0 0 M A W N C Power cable (PC-4602 only 40 0 6 M 4 0 1 3 3 6 0 0 0 M A W N C Power cable (PC-4602 only 40 0 6 M 4		DUNTK2232ACZZ		N	C	HDD controller with core (92133757)	
33   0 G M 8 1 4 0 0 0 8 1		XBPSD30P04000	AA		C	Screw (3×4)(41100512)	
1	39		AH		<del></del>		(PC-4641 only)
A2	40						
43	41	0 G M 1 3 3 5 / / / / /				Power supply unit	
44 TLABP1317AC3A AB C VR-IND label/Black (60201074-2) (U,Y,H,Q,K,S,E TLABP1317AC3A AB C VR-IND label/White (60201074-2) (G,W DUNT-2228ACZZ BK N E Ass'y,keyboard (92133642) (G DUNT-2226ACZZ BK N E Ass'y,keyboard (92133642) (U,Y,Q,S,K,E DUNT-22307ACZZ BK N E Ass'y,keyboard (92133643) (U,Y,Q,S,K,E DUNT-2307ACZZ BK N E Ass'y,keyboard (92133644) (W,XBPSC30PD8000 AA C Screw (3×8)(41100510) (G,W,XBPSF30PD8000 AA C Screw (3×8)(4100510) (G,W,XBPSF30PD8000 AA C Screw (4×8)(4100510) (G,W,XBPSF30PD8000 AA C Screw (4×8)(							
TLABP1317ACZZ	43			N		Power cable	(U.Y.H.O.K.S.E)
TLABP1317422	44						
45 DUNT - 2 2 2 6 A C Z Z BK N E Ass'y,keyboard (92133643) (U,Y,Q,S,K,E DUNT - 2 2 2 7 A C Z Z BK N E Ass'y,keyboard (92133643) (H DUNT - 2 3 0 7 A C Z Z BK N E Ass'y,keyboard (92133643) (W W W W W W W W W W W W W W W W W W W	- ' '	I LABRISI/ACZZ		- 61			(G)
As   D   N   T   2   2   2   7   A   C   Z   B   K   N   E   Ass   y, keyboard (92133643)   (H   D   N   T   - 2   3   0   7   A   C   Z   B   K   N   E   Ass   y, keyboard (92133644)   (W   X   B   P   S   3   0   P   0   8   0   0   0   A   A   C   C   Screw (3×8)(41100510)   (G, W   X   B   P   S   3   0   P   0   8   0   0   A   A   C   Screw (M3×8)(41100568)   (U, Y, H, Q, K, S, E   V, E   V		DUNI-2228ACZZ					(U,Y,Q,S,K,E)
DUNT - 2 3 0 7 A C Z Z	45						(H)
A6						Ass'y,keyboard (92133644)	_(W)
46	<u> </u>	XBPSC30P08000		1			(G,W)
47 G L E G G 1 0 1 9 C C Z Z A B C Rubber foot (80400039)  48 0 G M 7 3 1 3 3 6 0 1 // B C N D Cab A/Black (U,Y,H,Q,K,S,E  49 R A L M B 1 0 0 7 H C Z Z A K C Alarm (80)(56100033)  50 J H N D P 1 0 0 5 A C Z Z A F D Handle/White (73126235 - 1) (U,Y,H,Q,K,S,E  51 0 G M 4 0 1 3 3 6 1 0 // A D N C Mesh plate (G,W  52 0 G M 6 0 2 0 1 5 1 3 // A D N C SIO label (U,Y,H,Q,K,S,E  53 0 G M 9 2 1 3 0 8 1 1 // A D N C SIO label (U,Y,H,Q,K,S,E  54 D U N T K 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC - 4602 ·· U,Y,S,K,E  55 D U N T K 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC - 4602 ·· U,Q,S,K,E,E  54 D U N T K 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC - 4602 ·· U,Q,S,K,E,E,E,E,E,E,E,E,E,E,E,E,E,E,E,E,E,E	46	XBPSF30P08000			С		(U,Y,H,Q,K,S,E)
48	47	GLEGG1019CCZZ	AB				100
49   R A L MB 1 0 0 7 H C Z Z		0 GM 7 3 1 3 3 6 0 1 //	BC				
49 RALMB1007HCZZ AK C Alarm (80)(56100033)  50 JHNDP1005ACZZ AF D Handle/White (73126235-1) (G,W  51 0 GM 4 0 1 3 3 6 1 0 // AD N C Mesh plate (G,W  52 0 GM 6 0 2 0 1 5 1 3 // AD N C SiO label (U,Y,H,Q,K,S,E  53 0 GM 9 2 1 3 0 8 1 1 // AD N C SiO label (U,Y,H,Q,K,S,E  54 DUNTK 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC-4602··U,Y,S,K,E  55 DUNTK 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC-4602··U,Y,S,K,E  56 DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4602··U,Y,S,K,E  57 DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4601··H,Q  58 DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E  59 DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  59 DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q  50 UNTK 2 3 3 3 R H Z Z ** N E MAIN logic PWB ass'y (PC-4602··H,Q  50 UNTK 2 3 3 3 R H Z Z ** N E MAIN logic PWB ass'y (PC-460		0 GM73133611//		N			(U,Y,H,Q,K,S,E)
Section   Sect	49	RALMB1007HCZZ					(0.146)
Damping   Damp		JHNDP1005ACZZ				Handle/White (73126235 - 1)	
52		JHNDP1005ACSA					
52	51						
DUNTK 2 2 9 6 R H Z Z	52						
DUNTK 2 2 9 6 R H Z Z ** N E Main logic PWB ass'y (PC-4602··U,Y,S,K,E DUNTK 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC-4602··H,Q DUNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-4641··G,W S DUNTK 2 3 3 2 R H Z Z ** N E M AIN logic PWB ass'y (PC-46		0 G M 6 U 2 U 1 3 1 4 / /					(-1) ilinalinois
DUNTK 2 2 9 5 R H Z Z ** N E Main logic PWB ass'y (PC-4602··H,Q DUNTK 2 3 3 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 2 5 3 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q DUNTK 2 3 3 2 R H Z Z ** N E MAIN logic PWB ass'y	53						(PC-4602··U,Y,S,K,E)
54  DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4602··G,W DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 2 9 4 R H Z Z ** N E Main logic PWB ass'y (PC-4641··U,Y,S,K,E DUNTK 2 3 3 2 R H Z Z ** N E Main logic PWB ass'y (PC-4641··H,Q DUNTK 2 3 3 2 R H Z Z ** N E M A E Main logic							(PC-4602··H,Q)
54         DUNTK 2 2 9 4 R H Z Z         **         N         E         Main logic PWB ass'y         (PC-4641··U,Y,S,K,E           DUNTK 2 2 5 3 R H Z Z         **         N         E         Main logic PWB ass'y         (PC-4641··H,Q           DUNTK 2 3 3 2 R H Z Z         **         N         E         Main logic PWB ass'y         (PC-4641··H,Q           55         0 G M 4 0 1 3 3 6 0 5 // AG         N         C         Conn angle,cab unit           56         L X - B Z 1 1 4 1 C C Z Z         A A         C         Screw (40133609)           57         0 G M 8 1 6 0 0 0 1 3 // AD         N         C         CONN cover,9P           58         0 G M 8 1 6 0 0 0 1 2 // AD         N         C         CONN cover,25P							(PC-4602··G,W
DUNTK2253RHZZ ** N E Main logic PWB ass'y (PC-4641···H,Q DUNTK2332RHZZ ** N E Main logic PWB ass'y (PC-4641···G,W  55 0 GM 4 0 1 3 3 6 0 5 // AG N C Conn angle,cab unit  56 L X - B Z 1 1 4 1 C C Z Z AA C Screw (40133609)  57 0 GM 8 1 6 0 0 0 1 3 // AD N C CONN cover,9P  58 0 GM 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P	54						(PC-4641 ·· U,Y,S,K,E
DUNTK2332RHZZ ** N E Main logic PWB ass'y (PC-4641··G,W 55 0 GM 4 0 1 3 3 6 0 5 // AG N C Conn angle,cab unit 56 LX-BZ1141CCZZ AA C Screw (40133609) 57 0 GM 8 1 6 0 0 0 1 3 // AD N C CONN cover,9P 58 0 GM 8 1 6 0 0 0 1 2 // AD N C CONN cover,25P							(PC-4641··H,Q
55 0 G M 4 0 1 3 3 6 0 5 // A G N C Conn angle,cab unit 56 L X - B Z 1 1 4 1 C C Z Z A A C Screw (40133609) 57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P 58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P							(PC-4641··G,W)
56 L X - B Z 1 1 4 1 C C Z Z A A C Screw (40133609)  57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover,9P  58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P	55						
57 0 G M 8 1 6 0 0 0 1 3 // A D N C CONN cover, 9P 58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover, 25P	56	LX-BZ1141CCZZ	+	1			
58 0 G M 8 1 6 0 0 0 1 2 // A D N C CONN cover,25P	57	0 GM 8 1 6 0 0 0 1 3 //		N	_		
59 X U P S D 3 0 P 0 6 0 0 0 A A C Screw (3×6)(41200271)	58	0 GM 8 1 6 0 0 0 1 2//			С		
	59	XUPSD30P06000			C	Screw (3×6)(41200271)	

1	Exteriors
Ι.	Exteriors

	LATERIORS					
NO.	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION	(50 4641
60	0GM92133756//	AY	N	С	Single FDD cable	(PC-4641 only)
- 61	DUNTK2230ACZZ	BU	N	E	FDD(office gray) (92133695)	(G,W)
61	DUNTK2230ACSA	BU	N	E	FDD(asphalt gray) (92133605)	(U,Y,H,Q,K,S,E)
62	LX-BZ1182CCZZ	AB		C	Screw (41100517)	
63	PGUMM1562CCZZ	AE		C	Rubber (80400062)	
64	0 GM 4 0 1 3 3 5 0 6//	AP	N	C	Ingtall angle	4541
65	DUNTK2231ACZZ	* *	N	D	Hard disk 40MH (92133750)	(PC-4641 only)
66	OCNW-1239ACZZ	AB		C	FDD GD cable (92126226)	
67	DGM81300095//	AB	N	С	Spacer	(PC-4641 only)
68	0 G M 5 4 3 0 0 0 2 0 / /	BC	N	8	Fan	(PC-4641 only)
69	0 GM 4 1 1 0 0 6 1 3//	AD	N	С	Screw (3×23)	(PC-4641 only)
71	UBATZ1003ACZA	BA		A	Battery (83400012)	
	0 GM7 3 1 3 3 6 0 5 //	AN	N	С	Battery cover/White	(G,W)
72	0 GM 7 3 1 3 3 6 1 5 //	AN	N	С	Battery cover/Black	(U,Y,H,Q,K,S,E)
	LX-BZ1027ACSA	AB		С	Screw (41100570)	(U,Y,H,Q,K,S,E)
73	LX-BZ1027ACZZ	AB		С	Screw (41100508)	(G,W)
74	0 GM 9 2 1 3 3 6 7 0//	AY	N	C	Double FDD cable	(PC-4602 only)
75		AC	N	C	PWB for S/S switch & AC adaptor jack (without parts)	
1	0 GM 4 0 1 3 3 6 1 1//	AC	N	С	Cover plate/White	(G,W)
76	0 GM 4 0 1 3 3 6 1 2//	AC	N	С	Cover plate/Black	(U,Y,H,Q,S,K,E)
$\vdash$	D G M 4 U Z O O U Z Z Z Z	1	<u> </u>			
<b>—</b>						
-						
_	1	-				
			<del></del>	+		

2 Keyboard

1 2 3 4 5 6 7 8

9 10 11 12 13 14 15 16

79 80 81 82 89


17 18 19 20 21 22 23 24 25 26 27 28 29 30 31

32 33 34 35 36 37 38 39 40 41 42 43 44

46 47 48 49 50 51 52 53 54 55 56 57 45

58 59 60 61 62 63 64 65 66 67 68 69

71 72 73 74 75



2 Keyboard

	<u>.</u>	Keyboard				erokeiti i
ı	10.	PARTS CODE	PRICE		PART	DESCRIPTION
	, .	OCFR562761/01	AH	N	RANK	Half key (U,Y,Q,S,K,E)
	1	0 C F R 5 6 2 7 6 2 / 0 1	AH	N	Č	Half key (H)
	-	0 C F R 5 6 2 7 6 3 / 0 1	ΑH	N	С	Half key (G)
⊢		0 C F R 5 6 2 8 3 0 - 0 1 0 C F R 5 6 2 7 6 1 / 0 2	AH	N	С	Half key (W)
1	_	0 C F R 5 6 2 7 6 2 / 0 2	AH	N	C	Half key (U,Y,Q,S,K,E)
,	2	0 C F R 5 6 2 7 6 3 / 0 2	AH	- N	C	Half key (H) Half key (G)
$\perp$		0 C F R 5 6 2 8 3 0 - 0 2	AH	N	c	Half key (W)
17		0 C F R 5 6 2 7 6 1 / 0 3	AH	N	С	Half key (U,Y,O,S,K,E)
<u> </u>	-3-	0 C F R 5 6 2 7 6 2 / 0 3 0 C F R 5 6 2 7 6 3 / 0 3	A-H	N	c	Half-key (H)
-		0 C F R 5 6 2 8 3 0 - 0 3	AH	N	C	Half key (G)
1.00	77	0 C F R 5 6 2 7 6 1 / 0 4	AH	N	C	Half key (W) Half key (U,Y,Q,S,K,E)
	4	0 CFR 5 6 2 7 6 2 / 0 4	AH	N	C	Half key (H)
-	•	0 C F R 5 6 2 7 6 3 / 0 4	AH	N	С	Half key (G)
-		0 C F R 5 6 2 8 3 0 - 0 4	AH	N	С	Half key (W)
. [		0 C F R 5 6 2 7 6 1 / 0 5 0 C F R 5 6 2 7 6 2 / 0 5	AH -	N N	C	Half key (U,Y,Q,S,K,E)
72	-5-	0 C F R 5 6 2 7 6 3 / 0 5	AH	N	C	Half key (H) Half key (G)
		0 C.F R 5 6 2 8 3 0 - 0 5	AH	N		Ualt Law (M)
1		0 C F R 5 6 2 7 6 1 / 0 6	AH	N	C	Half key (U,Y,Q,S,K,E)
	6	0 C F R 5 6 2 7 6 2 / 0 6	AH	N	_C	Half key (H)
	ŀ	0 C F R 5 6 2 7 6 3 / 0 6 0 C F R 5 6 2 8 3 0 - 0 6	AH	_N	C	Half key (G)
-	1	0 C F R 5 6 2 7 6 1 / 0 7	AH	N	C	Half key (W)
	7	0 C F R 5 6 2 7 6 2 / 0 7	AH	N	č	Half key (U,Y,Q,S,K,E) Half key (H)
1	1	0CFR562763/07	AH	·N		Half key (G)
$\vdash$	-	0 C F R 5 6 2 8 3 0 - 0 7	AH	N	C	Half key (W)
1	ŀ	0 C F R 5 6 2 7 6 1 / 0 8 0 C F R 5 6 2 7 6 2 / 0 8	AH	N	С	Half key (U,Y,Q,S,K,E)
	8	OCFR562763/08	AH	N N	C	Half key (H)
	t	0 C F R 5 6 2 8 3 0 - 0 8	AH	N	C	Half key (G) Half key (W)
	Ţ	0CFR562761/09	AH	N		Half key (U,Y,Q,S,K,E)
1	9	0 C F R 5 6 2 7 6 2 / 0 9	AH	N .	C	Half key (H)
	-	0 C F R 5 6 2 7 6 3 / 0 9 0 C F R 5 6 2 8 3 0 - 0 9	AH	N	С	Half key (G)
-	$\dashv$	OCFR562761/10	AH	N N	C	Half key (W)
Ι,	10	OCFR562762/10	AH	N.	C	Half key (U,Y,Q,S,K,E) Half key (H)
1,	۱ ۳	0CFR562763/10	AH	N	C	Half key (G)
_	-	0 C F R 5 6 2 8 3 0 - 1 0	AH	N	_C	Half key (W)
1		0 C F R 5 6 2 7 6 1 / 1 1 0 C F R 5 6 2 7 6 2 / 1 1	AH	N.	C	Half key (U,Y,Q,S,K,E)
1	1  -	0 CFR 5 6 2 7 6 3 / 1 1	AH	N		Half key (H)
		0 C F R 5 6 2 8 3 0 - 1 1	AH	N		Half key (G) Half key (W)
		0 CFR 5 6 2 7 6 1/12	AH	N	C	Half key (U,Y,Q,S,K,E)
1	2	0 C F R 5 6 2 7 6 2 / 1 2	AH	N	C	Half key (H)
		0 C F R 5 6 2 7 6 3 / 1 2 0 C F R 5 6 2 8 3 0 - 1 2	AH	N		Half key (G)
		0 C F R 5 6 2 7 6 1 / 1 3	AH	N		Half key (W)
١,	- 17	0 C F R 5 6 2 7 6 2 / 1 3	AH	N		Half key (U,Y,Q,S,K,E) Half key (H)
1	י [	OCFR562763/13	AH	N		Half key (G)
<u> </u>	-4!	0 C F R 5 6 2 8 3 0 - 1 3	AH	N	C	Half key (W)
1		0 C F R 5 6 2 7 6 1 / 1 4	AH	N	C	Haif key (U,Y,Q,S,K,E)
14	4   7	0 CFR 5 6 2 7 6 2 / 1 4 0 CFR 5 6 2 7 6 3 / 1 4	AH	N		Half key (H)
		0 C F R 5 6 2 8 3 0 - 1 4	AH	N		Half key (G) Half key (W)
[ -		OCFR562761/15	AH	N	C	Half key (U,Y,Q,S,K,E)
15	5 L	OCFR562762/15	AH	N	C	Half key (H)
		OCFR562763/15	AH	N	C	Half key (G)
<del>                                     </del>		OCFR562830-15 OCFR562761/16	AH .	N	CI	lalf key (W)
16	- 1		AH	N	C	talf key (U,Y,Q,S,K,E) talf key (H)
1 16	<u>' Lo</u>	CFR562763/16	AH	N		falf key (G)
		OCFR562830-16	AH	N		ialf key (W)
1		CFR562761/17	AG	N		(ey top (U,Y,Q,S,K,E)
17			AG	N		(ey top (H)
			AG	N N		(ey top (G) (ey top (W)
	0	CFR562761/18	AG	N		(ey top (U,Y,Q,S,K,E)
18		CFR562762/18	AG	N		(ey top (H)
	<u>U</u>		A G	N	CK	ey top (G)
	10		AG	N		ey top (W)
	l n		AG	N	CK	ey top (U,Y,Q,S,K,E) ey top (H)
19	0	CFR562763/19	AG	N		ey top (G)
	0	CFR562830-19	AG	N		ey top (W)
	0		AG	N	CK	ey top (U,Y,Q,S,K,E)
20	10		AG	N	CK	ey top (H)
	0		A G	N		ey top (G)
			A d	- 1	C K	ey top (W)
						·

2 Keyboard

NO.	2	Keyboard					
D. C. F. F. F. F. C. F. F. F. C. F.	N						
22		OCFR562761/21	AG		_		100 111 1
C F F S S S S S S S S S S S S S S S S S	2	0 CFR 5 6 2 7 6 2 / 2 1				Key top (H)	<del></del>
OFFRS 6 27 6 1 / 2						V 4 010	सार ।
				_			
C						Key top (H)	
O C F R S 6 27 6 1 27 3		0 CFR 5 6 2 7 6 3 / 2 2				Key top (G)	i ariye i
	-						
	+	0000567767767					
24	.   '	0 C F R 5 6 2 7 6 3 / 2 3				V	
Q F R 5 8 2 7 8 2 7 8 2 7 8 4	-	0 C F R 5 6 2 8 3 0 - 2 3				Key top (W)	
O C F R 5 6 2 7 6 3 / 2 4	: [	OCED562762/24					
O C F R 5 2 8 3 0 - 2 4	2	4 OCFR562763/24	11.00			V 4 (0)	
0   0   0   0   0   0   0   0   0   0	<u> </u>	0CFR562830-24					1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
GCFR 5 6 2 7 6 3 7 2 5					_C_	Key-top (U,Y,Q,S,K,E)	
O C F R 5 6 2 8 8 0 - 25	- 2					V 1 (0)	
O C F R 5 6 2 7 6 1 / 2 8					_		
Total   Tota		0 CFR 5 6 2 7 6 1 / 2 6					4 1 0 TO 10 10 1 10 1 10 1 1
O C F R 5 6 2 8 3 0 - 2 6	2					Key top (H)	100
O   O   F   S   S   2   F   S   2   7   A   G   N   C   Key top (th)		0 CFR 5 6 2 8 3 0 - 3 6				Key top (G)	
	1	0 C F R 5 6 2 7 6 1 / 2 7				Key top (II V O.S.K. S)	The state of the s
O.C. R. 5 6 2 7 6 3 / 2 7   A.G. N. C. Key top (G)	7	0 CFR 5 6 2 7 6 2 / 2 7				Key top (H)	:
OCFR562763/28		UCFR562763/27					1
28	: -	0 CFP 5 6 2 8 3 0 - 2 7					
OCFR562830-28	.	OCED552762/20					
0 C F R 5 6 2 8 3 0 - 2 8	1 2	OCFR562763/28				Key ton (G)	
	$\vdash$				: C	Key top (W)	
OCFR562763/29   AG							
0 C F R 5 6 2 7 6 1 / 3 0	29	DCFR562763/29					
O C F R 5 6 2 7 6 1 / 3 0		0 C F R 5 6 2 8 3 0 - 2 9					
O C F R S 6 2 7 6 1 2 3 0		0 CFR 5 6 2 7 6 1/3 0					
O C F R 5 6 2 7 6 1 / 3 1	30				C	Key top (H)	
O C F R 5 6 2 7 6 1 / 3 1						Key top (G)	
31						Key top (UVOSKE)	
O C F R 5 6 2 7 6 3 / 3 1	31	OCFR562762/31					- · · · · · · · · · · · · · · · · · · ·
0 C F R 5 6 2 7 6 1 / 3 2	1 "	UCFR562763/31		_	С		
32	-						
O C F R S 6 2 7 6 3 / 3 2	,,	DCFR562762/32					1
0 C F R 5 6 2 8 3 0 - 3 2	32						
33	$\vdash$	0 C F R 5 6 2 8 3 0 - 3 2			C	Key top (W)	
S	, .	OCEP562762/22					
O C F R S 6 2 8 3 0 - 3 3	33			_		V ton (0)	- '
O C F R 5 6 2 7 6 1 / 3 4							,
O C F R 5 6 2 7 6 3 / 3 4			_		C	Key top (U,Y,Q,S,K,E)	
O C F R 5 6 2 8 3 0 - 3 4	34						11
35							
35		OCFR562761/35					
D C F R 5 6 2 7 6 3 / 3 5	35				C	Key top (H)	
O C F R 5 6 2 7 6 1 / 3 6		DCFR562763/35			_		
36							
O C F R 5 6 2 7 6 3 / 3 6	36	0 C F R 5 6 2 7 6 2 / 3 6					
O C F R 5 6 2 7 6 1 / 3 7	1				C	Key top (G)	<del></del>
37							
O C F R 5 6 2 7 6 3 / 3 7	1	OCEDECOZEO /27		_			
0 C F R 5 6 2 8 3 0 - 3 7	37						
38	- 1		AG	N	CI	Key top (W)	<u> </u>
39  O C F R 5 6 2 7 6 3 / 3 8							
0 C F R 5 6 2 8 3 0 - 3 8	38						
39	L						
39   D C F R 5 6 2 7 6 2 / 3 9   A G   N   C   Key top (H)		0 C F R 5 6 2 7 6 1 / 3 9	AG				<del></del>
0 C F R 5 6 2 7 6 3 / 3 9	. 39				C	Key top (H)	
40 0 CFR 5 6 2 7 6 1 / 4 0 AG N C Key top (U,Y,Q,S,K,E) 0 CFR 5 6 2 7 6 2 / 4 0 AG N C Key top (H) 0 CFR 5 6 2 7 6 3 / 4 0 AG N C Key top (G) 0 CFR 5 6 2 8 3 0 - 4 0 AG N C Key top (W)						Key top (G)	
40 0 C F R 5 6 2 7 6 2 / 4 0 AG N C Key top (H) 0 C F R 5 6 2 7 6 3 / 4 0 AG N C Key top (G) 0 C F R 5 6 2 8 3 0 - 4 0 AG N C Key top (W)	-				C	Ney top (W) Key top (U Y O S K F)	1
0 C F R 5 6 2 7 6 3 / 4 0 A G N C Key top (G) 0 C F R 5 6 2 8 3 0 - 4 0 A G N C Key top (W)	An	0 C F R 5 6 2 7 6 2 / 4 0					
0 C F R 5 6 2 8 3 0 - 4 0   A G   N   C   Key top (W)	] 40		AG	N	CH	Key top (G)	
		UUFR562830-40	AG	N	CK	Key top (W)	

2 Keyboard

2	2 Keyboard								
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION				
	OCFR562761/41	AG	N	C	Key top (U,Y,Q,S,K,E)				
41	DCFR562762/41 DCFR562763/41	A G	N N	C C	Key top (H) Key top (G)				
	0 C F R 5 6 2 8 3 0 - 4 1	AG	N	Č	Key top (W)				
_	0 CFR 5 6 2 7 6 1 / 4 2	AG	N	C	Key top (U,Y,Q,S,K,E)				
42	OCFR562762/42	AG	N	C	Key top (H)				
44	UCFR562/03/42	AG	N	C	Key top (G) Key top (W)				
<u> </u>	0 C F R 5 6 2 8 3 0 - 4 2 0 C F R 5 6 2 7 6 1 / 4 3	AG	N	c	Key top (U,Y,Q,S,K,E)				
	OCFR562762/43	AG	N	С	Key top (H)				
43	OCFR562763/43	AG	N	C	Key top (G)				
	0 C F R 5 6 2 8 3 0 - 4 3	A G	N	C	Key top (W) Key top (U,Y,Q,S,K,E)				
	0 C F R 5 6 2 7 6 1 / 4 4 O C F R 5 6 2 7 6 2 / 4 4	A G	N	C	Key top (H)				
44	0 CFR 5 6 2 7 6 3 / 4 4	AG	N	C	Key top (G)				
	0 C F R 5 6 2 8 3 0 - 4 4	AG	N	C	Key top (W)				
	DCFR562761/45	AN	N N	C	Key top (U,Y,Q,S,K,E) Key top (H)				
45	0 C F R 5 6 2 7 6 2 / 4 5 0 C F R 5 6 2 7 6 3 / 4 5	AN	N N	c	Key top (G)				
	0 CFR 5 6 2 8 3 0 - 4 5	AN	N	C	Key top (W)				
	DCFR562761/46	AH	N	С	Key top (U,Y,Q,S,K,E)				
46	OCFR562762/46	AH	N	C	Key top (H)				
] ***	U C F R 5 6 Z / 0 3 / 4 0	AH	N N	C	Key top (G) Key top (W)				
<u> </u>	0 C F R 5 6 2 B 3 0 - 4 6 0 C F R 5 6 2 7 6 1 / 4 7	AG	N	č	Key top (U,Y,Q,S,K,E)				
	0 C F R 5 6 2 7 6 2 / 4 7	AG	N	С	Key top (H)				
47	0 C F R 5 6 2 7 6 3 / 4 7	A G	N	С	Key top (G)				
	OCFR562830-47	AG	N	C	Key top (U,Y,Q,S,K,E)				
	0 C F R 5 6 2 7 6 1 / 4 B	AG	N	- C	Key top (H)				
48	0 C F R 5 6 2 7 6 2 / 4 8 0 C F R 5 6 2 7 6 3 / 4 8	AG	N	Č	Key top (G)				
	0 C F R 5 6 2 8 3 0 - 4 8	AG	N	C	Key top (W)				
	0 C F R 5 6 2 7 6 1 / 4 9	AG	N	C	Key top (U,Y,Q,S,K,E)				
49	OCFR562762/49	A G	N	C	Key top (H) Key top (G)				
1	0 C F R 5 6 2 7 6 3 / 4 9 0 C F R 5 6 2 8 3 0 - 4 9	AG	N N	C	Key top (W)				
-	0 CFR 5 6 2 7 6 1 / 5 0	AG	N	C	Key top (U,Y,Q,S,K,E)				
	OCER562762/50	AG	N	C	Key top (H)				
50	OCFR562763/50	AG	N	C	Key top (G)				
_	0 C F R 5 6 2 8 3 0 - 5 0	A G	N	C	Key top (W) Key top (U,Y,Q,S,K,E)				
	0 C F R 5 6 2 7 6 1 / 5 1 0 C F R 5 6 2 7 6 2 / 5 1	AG	N	C	Key top (H)				
5:	OCFR562763/51	AG	N	С	Key top (G)				
	0 C F R 5.6 2 8 3 0 - 5 1	AG	N	C	Key top (W)				
	0 C F R 5 6 2 7 6 1 / 5 2	A G	N	C	Key top (U,Y,Q,S,K,E) Key top (H)				
5:	2 OCFR562762/52 OCFR562763/52	AG	N	C	Key top (G)				
	0 C F R 5 6 2 8 3 0 - 5 2	AG	N	C	Key top (W)				
	OCFR562761/53	AG	N	C	Key top (U,Y,Q,S,K,E)				
5	0 CFR 5 6 2 7 6 2 / 5 3	AG	N	C	Key top (G)				
1 "	10CFK207/03/34	AG	N N	+ c	Key top (W)				
$\vdash$	0 C F R 5 6 2 8 3 0 - 5 3 0 C F R 5 6 2 7 6 1 / 5 4	AG	N	C	Key top (U,Y,Q,S,K,E)				
1 -	0CFR562762/54	AG	N	С	Key top (H)				
5	0 CFR562763/54	AG	N	C	Key top (G)				
<u> </u>	0 C F R 5 6 2 8 3 0 - 5 4 0 C F R 5 6 2 7 6 1 / 5 5	AG	N	C	Key top (U,Y,Q,S,K,E)				
	OCFR562762/55	AG	N	C	Key top (H)				
5	0 CFR562763/55	AG	N	C	Key top (G)				
L_	0 C F R 5 6 2 8 3 0 - 5 5	AG	N	C	Key top (W)  Key top (U,Y,Q,S,K,E)				
	OCFR562761/56	AG	N N	C	Key top (U,Y,Q,S,N,E)				
5	6 OCFR562762/56 OCFR562763/56	AG		+ c	Key top (G)				
į į	0 C F R 5 6 2 8 3 0 - 5 6	AG		C	Key top (W)				
	OCFR562761/57	AG	N	C	Key top (U,Y,Q,S,K,E)				
1.	OCFR562762/57	AG		C	Key top (H)				
1 5	OCFR562763/57	AG		C	Key top (G) Key top (W)				
<u> </u>	0 C F R 5 6 2 8 3 0 - 5 7 0 C F R 5 6 2 7 6 1 / 5 8	AG		C	Key top (U,Y,Q,S,K,E)				
	OCER562762/58	AH		С	Key top (H)				
1 5	OCFR562763/58	AH		C	Key top (G)				
	DCFR562830-58	AH		C	Key top (W)				
	OCFR562761/59	AG		C	Key top (H) Key top (H)				
	0 CFR 5 6 2 7 6 2 / 5 9 0 CFR 5 6 2 7 6 3 / 5 9	A G		T C	Key top (G)				
1	0 C F R 5 6 2 7 6 3 7 3 9 0 C F R 5 6 2 8 3 0 - 5 9	AG		C	Key top (W)				
-	OCFR562761/60	A G	N	C	Key top (U,Y,Q,S,K,E)				
	OCFR562762/60	A G		C	Key top (H)				
1 '	DCFR562763/60	AG		C	Key top (G) Key top (W)				
	0 C F R 5 6 2 8 3 0 - 6 0	A G	N		Titel tob (11)				

10.	PARTS CODE	PRICE			DESCRIPTION
-	OCFR562761/61	AG	N	С	Key top (U,Y,Q,S,K,E)
., [	OCFR562762/61	AG	N	C	Key top (H)
61	OCFR562763/61	AG	N	C	Key top (W)
	0 C F R 5 6 2 8 3 0 - 6 1	AG	N N	C	Key top (W) Key top (U,Y,Q,S,K,E)
- )	OCFR562761/62	A G	N	C	Key top (U,Y,Q,S,K,E)  Key top (H)
62	OCFR562762/62	A G	N	C	Key top (H) Key top (G)
b. )	0 C F R 5 6 2 7 6 3 / 6 2 0 C F R 5 6 2 8 3 0 - 6 2	A G	N N	C	Key top (W)
	0 C F R 5 6 2 8 3 0 - 6 2 0 C F R 5 6 2 7 6 1 / 6 3	A G	N	С	Key top (U,Y,Q,S,K,E)
,	0 C F R 5 6 2 7 6 2 / 6 3	AG	N	C '	Key top (H)
63	OCFR562763/63	AG	N	С	Key top (G)
,	OCFR562830-63	AG	N	С	Key top (W)
	OCFR562761/64	AG	N	C	Key top (U,Y,Q,S,K,E)
64	0 C F R 5 6 2 7 6 2 / 6 4	AG	N N	C	Key top (G)
0-1	0 C F R 5 6 2 7 6 3 / 6 4	A G	N	C	Key top (G) Key top (W)
_	0 C F R 5 6 2 8 3 0 - 6 4	A G	N	C	Key top (W) Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 1 / 6 5 0 C F R 5 6 2 7 6 2 / 6 5	AG	N	C	Key top (H)
65	0 C F R 5 6 2 7 6 3 / 6 5	AG	N	C	Key top (G)
	0 C F R 5 6 2 8 3 0 - 6 5	AG	N	C	Key top (W)
—	OCFR562761/66	AG	N	С	Key top (U,Y,Q,S,K,E)
-6	OCFR562762/66	AG	N	C	Key top (H)
66	0 C F R 5 6 2 7 6 3 / 6 6	AG	N	C	Key top (G)
	OCFR562830-66	A G	N N	C	Key top (W)  Key top (U,Y,O,S,K,E)
	OCFR562761/67	A G	N	C	Key top (U,Y,Q,S,K,E)
67	0 CFR 5 6 2 7 6 2 / 6 7	AG	N N	C	Key top (G)
	0 C F R 5 6 2 7 6 3 / 6 7 0 C F R 5 6 2 8 3 0 - 6 7	AG	N	C	Key top (W)
_	0 C F R 5 6 2 8 3 0 - 6 / 0 C F R 5 6 2 7 6 1 / 6 8		N	C	Key top (U,Y,Q,S,K,E)
	OCFR562762/68	AG	N	С	Key top (H)
68	DCFR562763/68	AG	N	C	Key top (G)
	OCFR562830-68	AG	N	C	Key top (W)
7	OCFR562761/69	AK	N	C	Key top (U,Y,Q,S,K,E)
69	DCFR562762/69	AK	N	C	Key top (H)
Do	OCFR562763/69	AK	N	C	Key top (G) Key top (W)
	0 C F R 5 6 2 8 3 0 - 6 9	AK		C	Key top (W)  Key top (U,Y,Q,S,K,E)
	0 C F R 5 6 2 7 6 1 / 7 0 0 C F R 5 6 2 7 6 2 / 7 0			č	Key top (H)
70	0 CFR 5 6 2 7 6 3 / 7 0	AG		C	Key top (G)
	0 CFR 5 6 2 8 3 0 - 7 0	AG	_	C	Key top (W)
_	OCFR562761/71	AG	N	С	Key top (U,Y,Q,S,K,E)
7	OCFR562762/71	AG	N	C	Key top (H)
71	OCFR562763/71	AG	N	C	Key top (W)
	OCFR562830-71	AG		C	Key top (W) Key top (U,Y,Q,S,K,E)
	OCFR562761/72	AG		C	Key top (H)
72	0 CFR 5 6 2 7 6 2 / 7 2	A G		C	Key top (G)
	0 C F R 5 6 2 7 6 3 / 7 2 0 C F R 5 6 2 8 3 0 - 7 2	AG		Č	Key top (W)
	0 CFR 5 6 2 8 3 0 - 7 2 0 CFR 5 6 2 7 6 1 / 7 3	A A M		C	Key top (U,Y,Q,S,K,E)
	OCFR562762/73	AM	_	C	Key top (H)
73	3 OCFR562763/73	AM		С	Key top (G)
	OCFR562830-73	3 AM	N	C	Key top (W)
_	0 C F R 5 6 2 7 6 1 / 7 4	AG	N	C	
7	OCFR562762/74	4 AG		C	
74	4 OCFR562763/74	4 AG		C	
	0 C F R 5 6 2 8 3 0 - 7 4	4 AG		C	
	0 C F R 5 6 2 7 6 1 / 7 5	5 AH		C	
75	0 CFR 5 6 2 7 6 2 / 7 5	5 AH		C	
	0 C F R 5 6 2 7 6 3 / 7 5 0 C F R 5 6 2 8 3 0 - 7 5			C	Half key (W)
_	0 CFR 5 6 2 7 6 1 / 7 6	6 AH			Half key (U,Y,Q,S,K,E)
	BCFR562762/76	6   AH	1 N	С	Half key (H)
7′	OCFR562763/76	6 AH	l N	С	Half key (G)
	OCFR562830-76	6   AH	I N		Half key (W)
	OCFR562761/77	7   AH			
4 2	_ OCFR562762/77	7 <u>AH</u>			
	" ncfR562763/77	7   AH			
	OCFR562830-77	7 <u>AH</u>			
(	DCFR562761/78	8 AH			
7	0 CFR 5 6 2 7 6 2 / 7 8	8 AH			
i	-   ()	8 AH			Half key (W)
-	0 C F R 5 6 2 8 3 0 - 7 8 0 C F R 5 6 2 7 6 1 / 7 9	9 A G		-	
4	OCFR562762/79	9 A G			Key top (H)
1 7	79 0 C F R 5 6 2 7 6 3 / 7 9	9 A G			Key top (G)
1	0 C F R 5 6 2 8 3 0 - 7 9	9 AG		С	Key top (W)
_	OCFR562761/80	0 AG	G N	C	Key top (U,Y,Q,S,K,E)
1	0 O C F R 5 6 2 7 6 2 / 8 0	0 AG	G N	C	Key top (H)
1 7	OCFR562763/80	0 AG	G N		
	0 C F R 5 6 2 8 3 0 - 8 U	DAG	G N		Key top (W)

	-	17.9			
P	•	Л	c	a	1
	•	4	o	u	

<u>.</u>				
	5.5			_


2	Keyboard				
NO.	PARTS CODE	PRICE	NEW	PART	
	0 C F R 5 6 2 7 6 1 / 8 1	RANK	MARK	RANK	The same of the sa
	0 C F R 5 6 2 7 6 2 / 8 1	AG	N	С	Key top (U,Y,Q,S,K,E)
81	OCFR562763/81	AG	N	C	Key top (H)
	0 C F R 5 6 2 8 3 0 - 8 1	AG	N	c	Key top (G) Key top (W)
	0 CFR 5 6 2 7 6 1 / 8 2	AG	N	č	Key top (U,Y,Q,S,K,E)
82	0 C F R 5 6 2 7 6 2 / 8 2 0 C F R 5 6 2 7 6 3 / 8 2	AG	N	С	Key top (H)
	0 C F R 5 6 2 8 3 0 - 8 2	A.G	N	C	Key top (G)
	OCFR562761/83	AG	N	C	Key top (W)
83	0CFR562762/83	AG	N	C	Key top (U,Y,Q,S,K,E) Key top (H)
	0 CFR 5 6 2 7 6 3 7 8 3	AG	N	C	Key top (G)
	0 C F R 5 6 2 8 3 0 - 8 3	AG	N	С	Key top (W)
_	0 C F R 5 6 2 7 6 1 / 8 4 0 C F R 5 6 2 7 6 2 / 8 4	AG	N	С	Key top (U,Y,Q,S,K,E)
84	OCFR562763/84	AG	N	<u>C</u>	Key top (H)
- 1	0 CFR 5 6 2 8 3 0 - 8 4	AG	N	C	Key top (G)
L	0CFR562761/85	ĀG	N	Ċ	Key top (W) Key top (U,Y,Q,S,K,E)
85 L	OCFR562762/85	AG	N	C	Key_top (H)
-	0 C F R 5 6 2 7 6 3 / 8 5 0 C F R 5 6 2 8 3 0 - 8 5	AG	N	C	Key top (G)
-+	0 C F R 5 6 2 7 6 1 / 8 6	AG	N	C	Key top (W)
ļ	OCFR562762/86	AG	N	C	Key top (U,Y,Q,S,K,E)
-	0 CFR 5 6 2 7 6 3 / 8 6	AG	N	C	Key top (H)
	0 C F R 5 6 2 8 3 0 - 8 6	AG	N	C	Key top (G) Key top (W)
L.	0 C F R 5 6 2 7 6 1 / 8 7	AG	N	č	Key top (U,Y,Q,S,K,E)
87	OCFR562762/87	AG	N		Key top (H)
H	0 C F R 5 6 2 7 6 3 / 8 7 0 C F R 5 6 2 8 3 0 - 8 7	AG	N	C	Key top (G)
-	0 C F R 5 6 2 7 6 1 / 8 8	AG	N	C	Key top (W)
88	OCFR562762/88	AG	N N	C	Key top (U,Y,Q,S,K,E)
00 10	OCFR562763/88	AG	N	C	Key top (H) Key top (G)
49	OCFR562830-88	AG	N	č	Key top (W)
- 13	OCFR562761/89	AG	N	C	Key top (U,Y,Q,S,K,E)
89	OCFR562762/89 OCFR562763/89	AG	N	C	Key top (H)
10	CFR562830-89	AG	N	C	Key top (G)
[ 0	CFR562761/90	AG	N N		Key top (W)
n Lo	CFR562762/90	AG	N		Key top (U,Y,Q,S,K,E) Key top (H)
. 0	CFR562763/90	AG	N	č	Key top (G)
1 0	CFR562830-90	AG	N		Key top (W)
2 0	CF567664C/// CF56A185F///	AA	N	C	Rubber RT
1 0	CF 5 6 B 0 3 6 A ///	AA		C	Spring for half key
0	CF56B036B///	A Q	N	C I	rame (G,W)
4 0	CF565665A///	AB	*	C	Frame (U,Y,Q,S,K,E,H) Switch for half key
5 0	CF565524B///	AB	N		Switch
6 -0	CF56H089B///	BD.	N	C	PWB (G,H,W)
7 0	CF56H089A/// CF56A514B///	BD	N	C	PWB (U,Y,Q,S,K,E)
8 0	CF564965C///	AK	_N	_C [ S	Shield plate
9   0	CF560088B///	AA		C	Screw (M2×6)
0 [	CF561565A///	AA		C	Corew (M3×5) Washer (M3)
1 0	CF560940A///	AA			hrt (M3×05)
2 [ 0 .	CF565033M///	AD	N	B L	ED-R
0	CF 5 6 7 9 5 5 A / / /	AA	N.	CS	pring C for space key
-	CF 5 6 7 6 6 4 D/// (Unit)	A.A	N	C R	lubber RT for space key
D	UNT-2228ACZZ	BK	N -		
I D	UNT-2226ACZZ	BK	N .	E A	ss'y,keyboard (92133642)
D	UNT-2227ACZZ	BK	N		ss'y,keyboard (92133641) (U,Y,Q,S,K
IDI	UNT-2307ACZZ	BK	N	E A	ss'y keyboard (92133643)

ļ	<u>J</u>	A	C	a	d	a	p	t	0	r


- 1							
	NO.	PARTS CODE	PRICE RANK	NEW MARK	PART	DESCRIPTION	
		RADPA1004ACZZ RADPA1011ACZZ	BP		В	AC adaptor(92126220)(120V) (Type-A)	
Δ		RADPA1008ACZA	BP		B	AC adaptor(92130755)(120V) (Type-A)	(U
⋪		RADPA1007ACZZ	ВР	4-	В	AC adaptor(92128420)(220V) (Type-C) AC adaptor(92133654)(240V) (Type-E)	(G,K,W
		CADPA1005AC01 RADPA1006ACZZ	BQ		В	AC adaptor(92133656)(240V) (Type—H1)	(H
Δ	1	RADPA1013ACZZ	BQ BO	N	B	AC adaptor(92130754)(240V) (Type-H) AC adaptor(option)(100V)(Type-A)	(0
$^{\wedge}$	- [	RADPA1004ACZZ	BP		В	AC adaptor(option)(120V)(Type—A)	(EJ
Δ	1	RADPA1010ACZZ RADPA1006ACZZ	B P B Q		В	AC adaptor(option)(110V)(Type—A)	(ESC)
Ţ	- 1	RADPA1007ACZZ	BP		_ B_	AC adaptor(option)(240V)(Type-H) AC adaptor(option)(240V)(Type-E)	(EQ
27	-	RADPA1008ACZA	BP		B	AC adaptor(option)(220V)(Type-C)	(EH
<u>v</u> [		RADPA 1 0 0 9 A C Z Z RADPA 1 0 1 2 A C Z Z	BP BQ		B	AC adaptor(option)(220V)(Type-A)	(ESG
						AC adaptor(option)(127V)(Type-A)	(ESB

## 3 AC adaptor

PC4602



## 4 FDD ass'y



4 FDD ass'y

4 1	ם ass y				
NO.	PARTS CODE	PRICE RANK	NEW MARK	PART RANK	DESCRIPTION
$\vdash$	0 0 G 1 6 7 8 8 0 3 9 0 9	AC	N_	D	Button(office gray) (For DUNTK2230ACZZ)
1 1	0 0 G 1 6 7 8 8 0 3 9 1 0	AC	N	D	Button(asphalt gray) (For DUNTK2230ACSA)
$\vdash$	0 0 G 1 7 9 6 7 6 9 6 0 9	AH	N	D	Front bezel ass'y(office gray) (For DUNTK2330ACZZ)
2	00G1796769610	AH	N	D	Front bezel ass'y(asphalt gray) (For DUNTK2230ACSA)
	00G17967693//	AH	N	E	Damper ass'y
1	00G1796772900	BP	N	E	Head carriaage ass'y(Note 1)
- 4	0 0 G 1 4 7 6 9 4 3 D D 0	AY	N	E.	Stepping motor ass'y
	0061553211005	BL	N	E	PCBA MFD control T
7	0 0 G 1 4 7 3 4 0 3 4 3 2	ВМ	N	E	Spindle motor ass'y
101	0 0 G 1 4 9 0 0 5 1 6 0 3	CP	N	D	Alignment disk
101	00G1490051701	CE	N	D	Level disk
102	(Unit)	+			(G,W)
	DUNTK2230ACZZ	BU	N	E	FDD(office gray) (U,Y,H,Q,K,S,E)
901	DUNTK2230ACSA	BU	N	E	FDD(asphalt gray) (0,7,11,9,11,6,12)
<b> </b>	DUNIKZZSONOSN	1			
-					
-		+-	$\vdash$		
			1	1	

	Power		acc'v
וכו	Power	SUDDIA	ass y

NO	5	Power supply ass'	У				
R D = HT 2 EV 1 2 J			PRICE	NEW	PART		
1				MINICIA		Resistor (1/4W 1.2KQ ±5%)(10112251)	
S		VRD-HIZETIZZJ		N.		Resistor (1/4W 2.20 ±5%)(10122851)	
4 V R D - H 7 2 H V 7 2 1 J A B		VRD-HIZETZKZJ			С	Resistor (1/2W 100 $\Omega$ ±5%)(10210151)	
S		VRD-HT2HY221J		_	C	Resistor (1/2W 220Ω ±5%)(10222151)	
6 VRD—HT 2 EV 1 0 3 J AA C Resister (1/4W 200KB ± 5%)(10510451) (R1,4.5)  7 VRD—HT 2 EV 1 1 2 J AA C C Resister (1/4W 120 ± 5%)(1051051) (R1,4.5)  8 VRD—HT 2 EV 1 2 0 J AA C C Resister (1/4W 120 ± 5%)(10516351) (R1,4.2)  9 VRD—HT 2 EV 1 2 0 J AA C C Resister (1/4W 16KB ± 5%) (10516351) (R1,4.12)  10 VRD—HT 2 EV 2 2 J AA C C Resister (1/4W 20 EV 5%) (10516351) (R1,4.12)  11 VRD—HT 2 EV 2 2 J AA C C Resister (1/4W 20 EV 5%) (10516351) (R1,4.12)  12 VRD—HT 2 EV 3 2 J AA C C Resister (1/4W 20 EV 5%) (1052251) (R1,4.12)  13 VRD—HT 2 EV 3 2 J AA C Resister (1/4W 20 EV 5%) (1052251) (R1,4.12)  14 VRD—HT 2 EV 3 2 J AA C Resister (1/4W 20 EV 5%) (10533251) (R2,2.8.30,3.4.37)  15 VRD—HT 2 EV 4 7 2 J AA C Resister (1/4W 20 EV 5%) (10533251) (R1,8.18)  16 VRD—HT 2 EV 4 7 2 J AA C Resister (1/4W 20 EV 5%) (10533251) (R1,8.18)  16 VRD—HT 2 EV 4 7 2 J AA C Resister (1/4W 20 EV 5%) (10533251) (R1,8.18)  17 VRD—HT 2 EV 4 7 2 J AA C Resister (1/4W 20 EV 5%) (10533251) (R3,8.18)  18 VRD—HT 2 EV 5 S 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 5 S 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 5 S 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 5 S 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 5 S 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 1 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  19 VRD—HT 2 EV 1 2 J AA C Resister (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5%) (1055151) (R3,9.18)  10 VRD—HT 2 EV 1 2 J AA C RESISTER (1/4W 20 EV 5W) (	4	VPD-HT2FV102J			С	Resistor (1/4W 1KΩ ±5%)(10510251)	[83.6.7.12.29.31.45.52.59.64]
7 VR D - H 7 E Y 1 D 4 J A A C Resistor (1/4W 12D ±595)(10512051) (R19,32495663) 9 VR D - H 7 E Y 1 D 5 J A A C Resistor (1/4W 2 2 KG ±596) (1052251) (R19,32495663) 10 VR D - H 7 E Y 1 D 5 J A A C Resistor (1/4W 2 2 KG ±596) (1052251) (R14,720,3560) 11 VR D - H 7 E Y 2 Z 4 J A A C Resistor (1/4W 2 2 KG ±596) (1052251) (R14,720,3560) 11 VR D - H 7 E Y 2 Z 4 J A A C Resistor (1/4W 2 2 KG ±596) (1052251) (R2,128,3034,57) 13 VR D - H 7 E Y 2 Z 4 J A A C Resistor (1/4W 2 7 KG ±596) (1052251) (R2,128,3034,57) 13 VR D - H 7 E Y 2 Z 2 J A A C Resistor (1/4W 2 7 KG ±596) (1052251) (R2,128,3034,57) 13 VR D - H 7 E Y 2 Z 2 J A A C Resistor (1/4W 2 7 KG ±596) (1052251) (R2,128,3034,57) 15 VR D - H 7 E Y 2 Z 2 J A A C Resistor (1/4W 2 7 KG ±596) (1053251) (R2,128,3034,57) 15 VR D - H 7 E Y 2 Z 2 J A A C Resistor (1/4W 2 7 KG ±596) (1052251) (R9,10,13,222,48) 15 VR D - H 7 E Y 2 Z 2 J A A C Resistor (1/4W 4 7 KG ±596) (1052251) (R9,10,13,222,48) 15 VR D - H 7 E Y 5 E 3 J A A C Resistor (1/4W 4 7 KG ±596) (1052251) (R9,10,13,222,48) 16 VR D - H 7 E Y 8 Z 2 J A A C Resistor (1/4W 5 6 KG ±596) (10556251) (R9,10,13,222,48) 17 VR D - H 7 E Y 8 Z 2 J A A C Resistor (1/4W 10 7 KG ±196) (10556251) (R9,10,13,222,48) 18 VR D - H 7 E Y 8 Z 2 J A A C Resistor (1/4W 10 7 KG ±196) (10556251) (R9,10,13,222,48) 19 VR H 17 E K 1 A Z 1 F A A N C Resistor (1/4W 10 7 KG ±196) (10556251) (R9,10,13,222,48) 19 VR H 17 E Y 1 E Y 5 E 7 L A A N C Resistor (1/4W 10 7 KG ±196) (10556251) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z F A A N C Resistor (1/4W 10 7 KG ±196) (110572) (R9,10,13,222,48) 19 VR H 17 E K 1 A 1 Z		VPD-HT2FY103J	AA			Resistor (1/4W 10KΩ ±5%) (10510351)	[R1.4.5]
8 VRD-H17EY12DJ AA C. Resistor (1/AW 16KD ±595) (10516351) R1932495663 R1417,203650 R10 VRD-H17EY163J AA C. Resistor (1/AW 22KB ±595) (10522251) R1417,203650 R10 VRD-H17EY2Y2ZJ AA C. Resistor (1/AW 22KB ±595) (10522251) R1417,203650 R251 R11 VRD-H17EY2Y2ZJ AA C. Resistor (1/AW 22KB ±595) (10522251) R212, VRD-H17EY2YZJ AA C. Resistor (1/AW 22KB ±595) (10522251) R212, VRD-H17EYZJ ZJ AA C. Resistor (1/AW 22KB ±595) R313 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 27KB ±595) R313 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 27KB ±595) R313 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 27KB ±595) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 27KB ±595) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 27KB ±595) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 47KB ±595) (10547251) R313 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 47KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 87KB ±595) (10547251) R315 VRD-H17EYZJ ZJ AA C. Resistor (1/AW 10.7KB ±195) (10562251) R315 VRD-H17EYZJ ZJ AA N. C. Resistor (1/AW 10.7KB ±195) (10562251) R315 VRD-H17EYZJ ZJ Z		VRD-HT2EY104J	AA			Resistor (1/4W 100KN ±5%)(10510451)	
9 VRD—H 7 2 F V 1 6 3 J AA C Resistor (1/4W 2 X M 2 F S S) (10522251)			AA			Resistor (1/4W 12D ±5%)(10512051)	[R19,32,49,56,63]
10   V R D - H T 2 E V Z 2 Z J		VRD-HT2EY163J				Resistor (1/4W 16K1 ± 5%) (10520251)	
11   V V D - H   V Z V V V T J J		VRD-HT2EY222J				Resistor (1/4W 220KD ±5%)(10522451)	
12   V R D - H T 2 E V 3 7 1 J	11	VRD-HT2EY224J				Resistor (1/4W 2700 +5%)(10527151)	
13   V R D - H 1 2 E V 2 7 2 J AA	12	VRD-HT2EY271J		<del> </del>		Resistor (1/4W 3 3KD ±5%) (10533251)	[R21,28,30,34,37]
In   V R D - R 1 2 E V 7 2 J	13	VRD-HT2EY332J				Resistor (1/4W 2.7KΩ ±5%)	
15   V R D - R 1 2 E V 5 6 2 J	14	VRD-HT2EY272J		14		Posistor (1/4W 4.7KQ ±5%) (10547251)	
15   V R D - H T 2 E V 5 6 2		VRD-HT2EY472J		-		Resistor (1/4W 560Ω ±5%)(10556151)	
18   V R D - H T 2 E V 8 2 2		VRD-HTZEY561J		+		Resistor (1/4W 5.6KQ ±5%)(10556251)	
18   V N D - H   2 C 10 2		VRD-HIZEYSBZJ		+	_	Resistor (1/4W 8.2KΩ ±5%)(10582251)	
19   V N N H T 2 E K 1 2 4 1 F		VRD-H12E18223		N		Resistor (1/4W 10.7KΩ ±1%)(11010/21)	
		VRNHIZEKIU/ZF				Resistor (1/4W 1.24KΩ ±1%)(11012411)	
22   0 GM 1 3 3 6 2 9 5 0		VENHIZERIZATI			С	Resistor (1/4W 41.2K\O \pm 1\%)(11041221)	
Company   Comp		0 CM 1 2 3 6 2 9 5 0 //		N	C	Resistor (3W 0.52R 5%)	
24   R V R - P   10 0 9 A C Z Z A E N B		0 GM 1 8 1 2 D 2 2 D //		N		Variable resistor (2KΩ)	
The color of the		PVP-P1009ACZZ		N	8	Variable resistor (20KΩ)(18120390)	
December   Color   C	21	0 GM 1 8 1 3 0 3 0 1//	AF			Variable resistor (30Kf)	[VR1]_
Total Control Contr		0 GM 1 8 1 5 0 2 0 2//	AF			Variable resistor (5KII)	[C20]
Example   G M 2 0 2 4 7 3 0 2 // AB	2	7 0 GM 2 0 2 1 0 3 5 9 //	AB			Capacitor (0.01µr)	[C8,10,11,12]
29   0 GM 2 0 2 5 6 1 0 5 / AB	21	B D G M 2 0 2 4 7 3 0 2 //				Capacitor (U.U47 µF)	
30   RC - K Z 1 0 5 4 CC Z Z   AB	21	9 0 GM 2 0 2 5 6 1 0 5 //		N_		Capacitor (500)F 500V)	
32   0 G M 2 4 1 2 2 8 0 0 // AG	31	n RC-KZ1054CCZZ		+-		Capacitor (0.047 vF)(22147302)	
32   0 G M 2 4   1   2   8   0   0   A   A   N   C   Capacitor (1   μ   F   50V)(24210525)   (C9.23)	3	1 VCQYNU1HM473K				Capacitor (2200 F 16V)	
34   0 GM 2 4 2 1 0 6 1 8 // AC   N   C   Capacitor (10 μ	3	2 1 0 G M 2 4 1 2 2 8 0 0 //				Capacitor (1 / F 50V)(24210525)	
35 0 GM 2 4 2 1 0 6 3 1 // AC N C Capacitor (10μF 6.3V)  36 0 GM 2 4 2 1 0 8 2 7 // AD N C Capacitor (100μF 6.3V)  37 V H i 7 9 M 1 2 AU C - 1 AP N B IC (791.12)  38 0 GM 2 4 2 2 2 6 1 9 // AC N C Capacitor (22μF 50V)  39 0 GM 2 4 2 2 2 7 0 2 // AB N C Capacitor (22μF 16V)  40 0 GM 2 4 2 3 3 6 0 3 // AB N C Capacitor (33μF 16V)  41 0 GM 2 4 2 3 3 6 0 3 // AC N C Capacitor (33μF 35V)  42 0 GM 2 4 2 3 3 6 1 1 // AC N C Capacitor (33μF 25V)  43 0 GM 2 4 2 3 3 6 1 2 // AC N C Capacitor (33μF 25V)  44 0 GM 2 4 2 3 3 6 1 2 // AC N C Capacitor (33μF 25V)  45 0 GM 2 4 2 4 7 7 1 5 // AB N C Capacitor (47μF 25V)  46 0 GM 2 4 2 4 7 7 1 5 // AB N C Capacitor (47μF 10V)  47 0 GM 2 4 2 3 3 6 1 2 // AC N C Capacitor (47μF 10V)  48 0 GM 2 4 2 4 7 7 1 5 // AB N C Capacitor (47μF 10V)  49 0 GM 3 1 1 0 3 1 0 // AF N B Shunt regulator (UA431)  40 GM 3 1 1 0 7 0 0 // BB N B SA switching(LT1071)  40 0 GM 3 2 1 2 2 0 0 0 // AG N B Transistor (NPN MJE200)  50 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (DSH)  51 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (DSH)  52 0 GM 3 2 2 1 4 4 3 0 // AF N B Transistor (DSH)  53 0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (UR450)  54 0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (UR450)  55 0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (UR450)  56 0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (UR450)  57 0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (UR8550 PNP)  58 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  59 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (UR8550 PNP)  50 0 GM 3 2 1 1 0 0 0 4 // AB N B Diode (IF1 1A)  50 0 GM 3 2 1 1 0 0 0 4 // AB N B Diode (IF1 1A)  50 0 GM 3 2 1 1 0 0 0 4 // AB N B Di	3	3 VCEAEU1HW105M				Capacitor (10µF 16V)	
36 0 G M 2 4 2 1 0 8 2 7 / AD N C Capacitor (1000μF 6.3V)  37 V H i 7 9 M 1 2 A U C - 1 AP N B IC (7912)  38 0 G M 2 4 2 2 2 6 1 9 / AC N C Capacitor (22μF 50V)  39 0 G M 2 4 2 2 7 0 2 / AB N C Capacitor (220μF 16V)  40 0 G M 2 4 2 3 3 6 0 3 / AB N C Capacitor (33μF 16V)  41 0 G M 2 4 2 3 3 6 1 1 / AC N C Capacitor (33μF 16V)  42 0 G M 2 4 2 3 3 6 1 1 / AC N C Capacitor (33μF 35V)  43 0 G M 2 4 2 3 3 6 1 1 / AC N C Capacitor (33μF 25V)  44 0 G M 2 4 2 3 3 6 1 1 / AB N C Capacitor (33μF 25V)  45 0 G M 3 1 1 0 4 3 1 0 / AB N C Capacitor (47μF 25V)  46 0 G M 3 1 1 0 4 3 1 0 / AB N C Capacitor (47μF 25V)  47 V H i M N 1 2 8 0 T / - 1 AE N B SA switching(LT1071)  48 0 G M 3 1 1 0 7 0 0 / B B N B SA switching(LT1071)  49 0 G M 3 2 1 8 0 5 0 0 / AF N B IC (79L05)  50 G M 3 2 1 1 2 1 3 1 / AC N B IT ransistor (25C1213A NPN)  50 G M 3 2 1 8 0 5 0 0 / AB N B Transistor (25C1213A NPN)  51 0 G M 3 2 1 8 0 5 0 0 / AB N B Transistor (25C1213A NPN)  52 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  53 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  54 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  55 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  56 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  57 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  58 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  59 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  50 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  57 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  58 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  59 0 G M 3 2 2 1 4 4 4 0 / AQ N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1 4 4 3 0 / AP N B Transistor (10 NPN 2501)  50 0 G M 3 2 1 1	3	4 0 GM 2 4 2 1 0 6 1 8 //				Capacitor (10µF 6.3V)	
36   0 GM 2 4 2 1 0 2 7 7   AP	_	5 0 GM 2 4 2 1 0 6 3 1//				Capacitor (1000µF 6.3V)	[[013,14]
38 0 GM 2 4 2 2 2 6 1 9 // AC N C Capacitor (22 μ F 50V)  39 0 GM 2 4 2 2 2 7 0 2 // AB N C Capacitor (22 μ F 16V)  40 0 GM 2 4 2 3 3 6 0 3 // AB N C Capacitor (33 μ F 16V)  41 0 GM 2 4 2 3 3 6 1 1 // AC N C Capacitor (33 μ F 16V)  42 0 GM 2 4 2 3 3 6 1 1 // AC N C Capacitor (33 μ F 25V)  43 0 GM 2 4 2 4 7 5 0 1 // AB N C Capacitor (33 μ F 25V)  44 0 GM 2 4 2 4 7 7 1 5 // AB N C Capacitor (47 μ μ F 25V)  45 0 GM 3 1 1 0 4 3 1 0 // A F N B Shunt regulator (47 0 μ F 10V)  46 0 GM 3 1 1 1 0 7 0 0 // BB N B SA switching(LT1071)  47 V H I M N 1 2 8 0 T / - 1 A E B IC regulator (MN 1280T)(31112800)  48 0 GM 3 1 1 0 7 0 0 // A B N B IC (79L05)  49 0 GM 3 2 1 0 2 0 0 0 // A G N B Transistor (NPN MJE200)  50 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (2501213 A NPN)  51 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (2501213 A NPN)  51 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (2501213 A NPN)  51 0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (2501213 A NPN)  51 0 GM 3 2 1 2 4 4 4 0 // A C N B Transistor (28673A)(32206730)  52 0 GM 3 2 2 1 4 4 4 0 // A C N B Transistor (PNP 25A1444)  54 0 GM 3 2 2 1 4 4 4 0 // A Q N B Transistor (PNP 25A1444)  55 0 GM 3 2 2 1 4 4 4 0 // A Q N B Transistor (PNP 25A1444)  56 0 GM 3 2 2 1 4 4 4 0 // A Q N B Transistor (PNP 25A1444)  57 0 GM 3 3 1 0 1 0 0 4 // A B N B Diode (IF1 1A)  57 0 GM 3 3 1 0 1 0 0 4 // A B N B Diode (IF1 1A)  57 0 GM 3 3 1 0 1 0 0 4 // A B N B Diode (IF1 1A)  57 0 GM 3 3 1 0 1 0 0 4 // A B N B Diode (IF1 1A)		6 0 GM 2 4 2 1 0 8 2 7//				IC (79L12)	[NCO]
38   0 GM 2 4 2 2 2 7 0 2 // AB N C Capacitor (220μF 16V) (215,21,27) 39   0 GM 2 4 2 2 3 3 6 0 3 // AB N C Capacitor (33μF 16V) (215,21,27) 40   0 GM 2 4 2 3 3 6 1 1 // AC N C Capacitor (33μF 35V) (241) 42   0 GM 2 4 2 3 3 6 1 1 // AB N C Capacitor (33μF 25V) (241) 43   0 GM 2 4 2 3 3 6 1 1 // AB N C Capacitor (4.7μF 25V) (271) 43   0 GM 2 4 2 4 7 5 0 1 // AB N C Capacitor (4.7μF 25V) (271) 44   0 GM 2 4 2 4 7 7 1 5 // AB N C Capacitor (4.7μF 25V) (271) 45   0 GM 3 1 1 0 4 3 1 0 // AF N B Shunt regulator (4.7μF 10V) (4.7μF 10V) 46   0 GM 3 1 1 1 0 7 0 0 // BB N B SA switching(LT107 1) (4.7μF 10V) 47   V H i NN 1 2 8 0 T /- 1 AE B IC regulator (MN1280T)(31112800) (4.7μF 10V) 48   0 GM 3 1 1 7 9 0 5 2 // AF N B IC (79L05) (101) 49   0 GM 3 2 1 0 2 0 0 0 // AG N B Transistor (25C1213A NPN) (22~4,8~11,14,15,19,20,21,25,26,38) 50   0 GM 3 2 1 1 2 1 3 1 // AC N B Transistor (25C1213A NPN) (27,35) 51   0 GM 3 2 1 8 0 5 0 0 // AB N B Transistor (4855 NPN) (217,35) 53   V S Z S A 6 7 3 A B /- 1 AE B Transistor (4855 NPN) (217,35) 54   0 GM 3 2 2 1 4 4 3 0 // AP N B Transistor (4855 NPN) (240,23,39) 55   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (240,23,39) 55   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (224,29,31) 55   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (224,29,31) 55   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (240,24,29,31) 56   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (240,24,29,31) 56   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (240,24,29,31) 57   0 GM 3 2 2 1 4 4 4 0 // AQ N B Transistor (4855 NPN) (242,29,31) 57   0 GM 3 2 2 1 5 5 0 0 // AB N B Diode (1F1 1A) (24,29,31) 57   0 GM 3 2 2 1 5 5 0 0 // AB N B Diode (1F1 1A) (24,29,31) 57   0 GM 3 2 2 1 5 5 0 0 // AB N B Diode (1F1 1A) (24,29,31) 59   0 GM 3 2 2 1 5 5 0 0 // AB N B Diode (1F1 1A) (24,29,31)	_	7 VH 1 7 9 M 1 2 A U C - 1				Capacitor (22µF 50V)	
39   0 GM 2 4 2 3 3 6 0 3 / AB		8 0 GM 2 4 2 2 2 5 1 9//				Capacitor (220µF 16V)	
41 0 G M 2 4 2 3 3 6 1 1 // A C N C Capacitor (33 µ F 35V) [C41]  42 0 G M 2 4 2 3 3 6 1 2 // A C N C Capacitor (33 µ F 25V) [C7]  43 0 G M 2 4 2 4 7 5 0 1 // A B N C Capacitor (4.7 µ F 25V) [C6]  44 0 G M 2 4 2 4 7 7 1 5 // A B N C Capacitor (4.7 µ F 10V) [C6]  44 0 G M 3 1 1 0 4 3 1 0 // A F N B Shunt regulator (UA431) [U2,3,7]  45 0 G M 3 1 1 0 4 3 1 0 // A F N B Shunt regulator (UA431) [U1]  47 V H i M N 1 2 8 0 T / - 1 A E B IC regulator (MN1280T)(31112800) [U1]  48 0 G M 3 1 1 7 9 0 5 2 // A F N B IC (79 U5)  49 0 G M 3 2 1 0 2 0 0 0 // A G N B Transistor (NPN MJE200) [Q18]  49 0 G M 3 2 1 1 2 1 3 1 // A C N B Transistor (2SC1213A NPN) [Q2~4,8~11,14,15,19,20,21,25,26,38]  50 0 G M 3 2 1 8 0 5 0 0 // A B N B Transistor (8050 NPN) [Q17,35]  51 0 G M 3 2 2 0 4 5 0 5 // A L N B Transistor (2SC673A)(32206730) [Q15,67,16,23,39]  53 V S 2 S A 6 7 3 A B / -1 A E B Transistor (PNP 2SA1444) [Q40]  54 0 G M 3 2 2 1 4 4 4 0 // A P N B Transistor (PNP 2SA1444) [Q11,31,7,20,21]  55 0 G M 3 2 2 1 4 4 4 0 // A P N B Transistor (PNP 2SA1444) [Q11,31,7,20,21]  56 0 G M 3 2 2 8 5 5 0 0 // A B N B Transistor (LM8550 PNP) [Q11,31,7,20,21]  57 0 G M 3 3 1 0 1 0 0 4 // A B N B Diode (IF1 1A) [D11,31,7,20,21]	_	9 DGM24222/02//			C	Capacitor (33µF 16V)	
42 0 G M 2 4 2 3 3 6 1 2 // AC N C Capacitor (33μ 25V) [C7]  43 0 G M 2 4 2 4 7 5 0 1 // AB N C Capacitor (4.7μ 52V) [C6]  44 0 G M 2 4 2 4 7 7 1 5 // AB N C Capacitor (4.7μ 52V) [C6]  44 0 G M 2 4 2 4 7 7 1 5 // AB N C Capacitor (4.7μ 52V) [U2,3,7]  45 0 G M 3 1 1 0 4 3 1 0 // AF N B Shunt regulator (UA431) [U2,3,7]  46 0 G M 3 1 1 0 7 0 0 // BB N B SA switching(LT1071) [U5]  47 V H i M N 1 2 8 0 T / - 1 AE B IC regulator (MN1280T)(31112800) [U1]  48 0 G M 3 1 1 7 9 0 5 2 // AF N B IC (79L05) [Q18]  49 0 G M 3 2 1 0 2 0 0 0 // AG N B Transistor (NPN MJE200) [Q2-4,8~11,14,15,19,20,21,25,26,38]  50 0 G M 3 2 1 1 2 1 3 1 // AC N B Transistor (2SC1213A NPN) [Q2~4,8~11,14,15,19,20,21,25,26,38]  51 0 G M 3 2 1 8 0 5 0 0 // AB N B Transistor (D45H5 T0 - 220) [Q22]  52 0 G M 3 2 2 0 4 5 0 5 // A L N B Transistor (2SA673A)(32206730) [Q1,5,6,7,16,23,39]  53 V S 2 S A 6 7 3 A B / -1 AE B Transistor (PNP 2SA1443) [Q40]  54 0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (PNP 2SA1444) [Q12,13]  55 0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (PNP 2SA1444) [Q12,13]  56 0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (LM8550 PNP) [Q24,29,31]  57 0 G M 3 3 1 0 1 0 0 4 // AB N B Diode (IF1 1A) [D1]		0 0 GM 2 4 2 3 3 6 0 3//			C	Capacitor (33µF 35V)	
43 0 G M 2 4 2 4 7 5 0 1 / AB N C Capacitor (470 μ F 10V) [C6]  44 0 G M 2 4 2 4 7 7 1 5 / AB N C Capacitor (470 μ F 10V) [U3]  45 0 G M 3 1 1 0 4 3 1 0 / A F N B Shunt regulator (UA431) [U5]  46 0 G M 3 1 1 1 0 7 0 0 / BB N B SA switching(LT1071) [U1]  47 V H i M N 1 2 8 0 T / - 1 AE B IC regulator (MN1280T)(31112800) [U1]  48 0 G M 3 1 1 7 9 0 5 2 / A F N B IC (79 U 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		11 0 GM 2 4 2 3 3 6 1 2 //			C	Capacitor (33µF 25V)	
44 0 G M 2 4 2 4 7 7 1 5 // AB N C Capacitor (470µF 10V) [U2,3,7]  45 0 G M 3 1 1 0 4 3 1 0 // AF N B Shunt regulator (UA431) [U5]  46 0 G M 3 1 1 1 0 7 0 0 // BB N B SA switching(LT1071) [U1]  47 V H i M N 1 2 8 0 T /- 1 AE B IC regulator (MN1280T)(31112800) [U6]  48 0 G M 3 1 1 7 9 0 5 2 // AF N B IC (79:05) [U6]  49 0 G M 3 2 1 0 2 0 0 0 // AG N B Transistor (NPN MJE200) [Q2~4,8~11,14,15,19,20,21,25,26,38]  50 0 G M 3 2 1 1 2 1 3 1 // AC N B Transistor (2SC1213A NPN) [Q2~4,8~11,14,15,19,20,21,25,26,38]  50 0 G M 3 2 1 8 0 5 0 0 // AB N B Transistor (8050 NPN) [Q17,35]  51 0 G M 3 2 2 0 4 5 0 5 // AL N B Transistor (2SC123A NPN) [Q22]  52 0 G M 3 2 2 0 4 5 0 5 // AL N B Transistor (2SC123A NPN) [Q22]  53 V S 2 S A 6 7 3 A B /- 1 AE B Transistor (2SA673A)(32206730) [Q15,6,7,16,23,39]  53 V S 2 S A 6 7 3 A B /- 1 AE B Transistor (PNP 2SA1443) [Q40]  54 0 G M 3 2 2 1 4 4 3 0 // AP N B Transistor (PNP 2SA1444) [Q12,13]  55 0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (LM8550 PNP) [Q24,29,31]  56 0 G M 3 2 2 8 5 5 0 0 // AB N B Transistor (LM8550 PNP) [D11,13,17,20,21]  57 0 G M 3 3 1 0 1 0 0 4 // AB N B Diode (IF1 1A) [D11]	_	12 0 GM 2 4 2 3 3 0 1 2//				Capacitor (4.7 µF 25V)	
45 0 G M 3 1 1 0 4 3 1 0 // AF N B Shunt regulator (D4431)  46 0 G M 3 1 1 1 0 7 0 0 // BB N B SA switching(LT1071)  47 V H i M N 1 2 8 0 T /- 1 AE B IC regulator (MN1280T)(31112800)  48 0 G M 3 1 1 7 9 0 5 2 // AF N B IC (79L05)  49 0 G M 3 2 1 0 2 0 0 0 // AG N B Transistor (NPN MJE200)  50 0 G M 3 2 1 1 2 1 3 1 // AC N B Transistor (2SC1213A NPN)  51 0 G M 3 2 1 8 0 5 0 0 // AB N B Transistor (B050 NPN)  52 0 G M 3 2 2 0 4 5 0 5 // AL N B Transistor (D45H5 TO -220)  53 V S 2 S A 6 7 3 A B /- 1 AE B Transistor (D45H5 TO -220)  54 0 G M 3 2 2 1 4 4 3 0 // AP N B Transistor (PNP 2SA1443)  55 0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (PNP 2SA1444)  56 0 G M 3 2 2 8 5 5 0 0 // AB N B Transistor (LM8550 PNP)  57 0 G M 3 3 1 0 1 0 0 4 // AB N B Diode (IF1 1A)  58 DIOGE (ID51)  59 DIOGE (ID51)  10 G M 3 2 1 8 0 5 0 0 // AB N B Diode (IF1 1A)  10 G M 3 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		M 10 GM 2 4 2 4 7 7 1 5 //		N		Capacitor (470µF 10V)	
46 0 G M 3 1 1 1 0 7 0 0 // B B N B SA switching(L (10/1)		15 0 GM 3 1 1 0 4 3 1 0 //		N		Shunt regulator (UA431)	
47       V H i M N 1 2 8 0 T / - 1       A E       B       IC (5glastor)         48       0 G M 3 1 1 7 9 0 5 2 // A F       N       B       IC (79L05)       [Q18]         49       0 G M 3 2 1 0 2 0 0 0 // A G       N       B       Transistor (NPN MJE200)       [Q2~4,8~11,14,15,19,20,21,25,26,38]         50       0 G M 3 2 1 1 2 1 3 1 // A C       N       B       Transistor (2SC1213A NPN)       [Q2~4,8~11,14,15,19,20,21,25,26,38]         51       0 G M 3 2 1 8 0 5 0 0 // A B       N       B       Transistor (8050 NPN)       [Q22]         52       0 G M 3 2 2 0 4 5 0 5 // A L       N       B       Transistor (D45H5 TO -220)       [Q22]         53       V S 2 S A 6 7 3 A B / - 1       A E       B       Transistor (2SA673A)(32206730)       [Q1,5,6,7,16,23,39]         53       V S 2 S A 6 7 3 A B / - 1       A E       B       Transistor (PNP 2SA1444)       [Q40]         54       0 G M 3 2 2 1 4 4 3 0 // A P       N       B       Transistor (PNP 2SA1444)       [Q1,2,13]         55       0 G M 3 2 2 8 5 5 0 0 // A B       N       B       Transistor (LM8550 PNP)       [D11,13,17,20,21]         57       0 G M 3 3 1 0 1 0 0 4 // A B       N       B       Diode (IF1 1A)       [D17,13]		16   0 G M 3 1 1 1 0 7 0 0 //	ВВ			SA switching(L110/1)	
48       0 G M 3 1 1 7 9 0 5 2 // AF N       N       B       Transistor (NPN MJE200)       [Q18]         49       0 G M 3 2 1 0 2 0 0 0 // AG N       B       Transistor (2SC1213A NPN)       [Q2~4,8~11,14,15,19,20,21,25,26,38]         50       0 G M 3 2 1 1 2 1 3 1 // AC N       B       Transistor (2SC1213A NPN)       [Q17,35]         51       0 G M 3 2 1 8 0 5 0 0 // AB N       B       Transistor (8050 NPN)       [Q22]         52       0 G M 3 2 2 0 4 5 0 5 // AL N       B       Transistor (D45H5 TO-220)       [Q22]         53       V S 2 S A 6 7 3 A B / - 1 A E B Transistor (2SA673A)(32206730)       [Q1,5,67,16,23,39]         54       0 G M 3 2 2 1 4 4 3 0 // AP N B Transistor (PNP 2SA1443)       [Q40]         55       0 G M 3 2 2 1 4 4 4 0 // AQ N B Transistor (PNP 2SA1444)       [Q12,13]         56       0 G M 3 2 2 8 5 5 0 0 // AB N B Transistor (LM8550 PNP)       [D11,13,17,20,21]         57       0 G M 3 3 1 0 1 0 0 4 // AB N B Diode (IF1 1A)       [D11,13,17,20,21]		17 V H I M N 1 2 8 0 T / - 1	ΑE				[U6]
49 0 G M 3 2 1 0 2 0 0 0 // AG       AG       N       B       Transistor (2SC1213A NPN)       [Q2~4,8~11,14,15,19,20,21,25,26,38]         50 0 G M 3 2 1 1 2 1 3 1 // AC       N       B       Transistor (2SC1213A NPN)       [Q2~4,8~11,14,15,19,20,21,25,26,38]         51 0 G M 3 2 1 8 0 5 0 0 // AB       N       B       Transistor (8050 NPN)       [Q22]         52 0 G M 3 2 2 0 4 5 0 5 // AL       N       B       Transistor (D45H5 TO - 220)       [Q22]         53 V S 2 S A 6 7 3 A B / - 1       A E       B       Transistor (2SA673A)(32206730)       [Q1,5,6,7,16,23,39]         54 0 G M 3 2 2 1 4 4 3 0 // AP       N       B       Transistor (PNP 2SA1443)       [Q12,13]         55 0 G M 3 2 2 1 4 4 4 0 // AQ       N       B       Transistor (PNP 2SA1444)       [Q24,29,31]         56 0 G M 3 2 2 8 5 5 0 0 // AB       N       B       Transistor (LM8550 PNP)       [D11,13,17,20,21]         57 0 G M 3 3 1 0 1 0 0 4 // AB       N       B       Diode (IF1 1A)       [D11]		IR D G M 3 1 1 7 9 0 5 2 //				401001 14150000	
50         0 G M 3 2 1 1 2 1 3 1 // AC         N         B         Transistor (8050 NPN)         [Q17,35]           51         0 G M 3 2 1 8 0 5 0 0 // AB         N         B         Transistor (8050 NPN)         [Q22]           52         0 G M 3 2 2 0 4 5 0 5 // AL         N         B         Transistor (2SA673A)(32206730)         [Q1,5,6,7,16,23,39]           53         V S 2 S A 6 7 3 A B / - 1         A E         B         Transistor (PNP 2SA1443)         [Q40]           54         0 G M 3 2 2 1 4 4 3 0 // AP         N         B         Transistor (PNP 2SA1444)         [Q24,29,31]           55         0 G M 3 2 2 1 4 4 4 0 // AB         N         B         Transistor (LM8550 PNP)         [D11,13,17,20,21]           57         0 G M 3 3 1 0 1 0 0 4 // AB         N         B         Diode (IF1 1A)         [D1]		49 0 GM 3 2 1 0 2 0 0 0 //		_		Transistor (25C12134 NPN)	02~4,8~11,14,15,19,20,21,25,26,38]
51 0 G M 3 2 1 8 0 5 0 0 // AB       AB       N       B       Transistor (D45H5 TO-220)       [Q22]         52 0 G M 3 2 2 0 4 5 0 5 // AB       AL       N       B       Transistor (D45H5 TO-220)       [Q1,5,6,7,16,23,39]         53 V S 2 S A 6 7 3 A B /- 1       A E       B       Transistor (PNP 2SA1443)       [Q40]         54 0 G M 3 2 2 1 4 4 3 0 // AP       AP       N       B       Transistor (PNP 2SA1444)       [Q12,13]         55 0 G M 3 2 2 1 4 4 4 0 // AB       AB       N       B       Transistor (LM8550 PNP)       [D11,13,17,20,21]         57 0 G M 3 3 1 0 1 0 0 4 // AB       AB       N       B       Diode (IF1 1A)       [D1]		50 0 G M 3 2 1 1 2 1 3 1//					[Q17,35]
52 0 G M 3 2 2 0 4 5 0 5 // AL       N       B       Transistor (2SA673A)(32206730)       [Q1,5,6,7,16,23,39]         53 V S 2 S A 6 7 3 A B / - 1       A E       B       Transistor (2SA673A)(32206730)       [Q40]         54 0 G M 3 2 2 1 4 4 3 0 0 // AP       N       B       Transistor (PNP 2SA1443)       [Q40]         55 0 G M 3 2 2 1 4 4 4 0 // AQ       N       B       Transistor (PNP 2SA1444)       [Q24,29,31]         56 0 G M 3 2 2 8 5 5 0 0 // AB       N       B       Transistor (LM8550 PNP)       [D11,13,17,20,21]         57 0 G M 3 3 1 0 1 0 0 4 // AB       N       B       Diode (IF1 1A)       [D1]		51   0 G M 3 2 1 8 0 5 0 0 //				Transistor (D45H5 T0 = 220)	
53       V S 2 S A 6 7 3 A B / - 1       A E       (Q40)         54       0 G M 3 2 2 1 4 4 3 0 / / A P       N       B       Transistor (PNP 2SA1443)       (Q12,13)         55       0 G M 3 2 2 1 4 4 4 0 / / A Q       N       B       Transistor (PNP 2SA1444)       (Q24,29,31)         56       0 G M 3 2 2 8 5 5 0 0 / / A B       N       B       Transistor (LM8550 PNP)       [D11,13,17,20,21]         57       0 G M 3 3 1 0 1 0 0 4 / / A B       N       B       Diode (IF1 1A)       [D11,13,17,20,21]		52 0 GM 3 2 2 0 4 5 0 5 //				Transistor (2SA673A)(32206730)	
54 0 G M 3 2 2 1 4 4 3 0 / AP N B Transistor (PNP 2SA1444)		53   V S 2 S A 6 7 3 A B / - 1				Transistor (PNP 2SA1443)	
55 0 G M 3 2 2 1 4 4 4 0 / A B N B Transistor (LM8550 PNP) [Q24,29,31]  56 0 G M 3 2 2 8 5 5 0 0 / A B N B Transistor (LM8550 PNP) [D11,13,17,20,21]  57 0 G M 3 3 1 0 1 0 0 4 / A B N B Diode (F1 1 A) [D1]		54   O G M 3 2 2 1 4 4 3 0 / /				Transistor (PNP 2SA1444)	
56 0 G M 3 2 2 8 3 3 0 0 7 AB N B Diode (1F1 1A)  57 0 G M 3 3 1 0 1 0 0 4 // AB N B Diode (1F1 1A)  [D1]		55 OGM 3 2 2 1 4 4 4 0 //				Transistor (LM8550 PNP)	[024,29,31]
57   1 GM 3 3 1 0 1 0 0 4 7 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		56 O G M 3 2 2 8 5 5 0 0 //		_		Diode (1F1 1A)	
58   0 G M 3 3 1 0 1 0 4 0 / /   A N   13   = 1		57   0 G M 3 3 1 0 1 0 0 4 / /		_		Dual diode (S10SC4M)	[01]
		58   0 G M 3 3 1 0 1 0 4 0 / /					


5 Power supply ass'y

=		Tite capping ass	y			\$7.50 mg
N	Ю.	PARTS CODE	PRICE	NEW MARK	PART	DESCRIPTION
	59	0 GM33103035//	AH.	N	В	Schottky diode (SR303)
; L	60	OGM33105301//	AQ	Ň	В	Schottky diode (SR 303) [D16]
	61	VHDIN4148//-1	AA	100	В	Todifotthy glode (DA 30V)
2	62	VHEHZ3ALL//-I	AC		В	
. $\square$		0 GM33352290//	AB	N	В	1000 (1125AEL)(55500003(1)
		VHD1SS108//-1	AB	- 11	B	Diode (IN5229B)  Diode (ISS109)  [ZD2]
. [-		0 GM 3 3 3 5 2 5 0 1//	AB	N	- B	Didde (133108).
1		0 GM 4 0 1 3 3 5 0 0//	AL	N		Lecties diode (INDZDUB)
	67	XBPSD30P06000	AA	IN	С	THOUGSTIN, DOWEL SUDDIV
	68	0 GM 4 2 2 0 0 0 8 5 //	AA	N	C	Screw (3×6)(41100504)
	69	QCNCM5016SC0B		N	C	Flat W CS ZNH4
-	70	0 GM 5 0 4 0 0 3 6 4//	AA		C	Connector (Fan) (2pin)(50400244)
		0 GM 5 0 4 0 2 6 2 7//	AC	N	С	Connector (3pin)
$\vdash$	72	0 GM 5 0 7 0 0 0 0 7	AN	N	С	Connector header SO pin
\ <u> </u>	73	0 GM 5 1 4 0 0 0 0 6//	AD	N	C	Adaptor jack 2mm SMK (S-G9312)
	74	0 CM 5 1 4 0 0 0 0 6 //	AM	N	C	SW mini slide C&K : L111 series
	75	0 GM 5 2 1 0 0 0 3 0 //	AC	N	C	Inductor (100 vH)
	-	0 GM 5 2 1 0 0 1 7 1//	AF	N	_ C	Choke (28#H ( -5020)
-		0 GM 5 2 1 1 3 3 5 1//	A H	_N	_C_	Common-made choke EL5
	77	0 GM 5 2 1 1 3 3 5 2//	AM	N	C	Common mode chake
	78	0 GM 5 2 3 1 3 3 5 3//	A Q	N	В	+5V power transformer [T2]
	79	0 GM 5 2 3 1 3 3 5 4//	AP.	N	В	+12V nower transformer [13]
	30	0 GM 5 2 3 1 3 3 5 5 //	AG	· / N	• В	Power transformer [T4]
	31	0 GM 5 2 3 1 3 3 5 6//	AT	N	В	Power transformer [T5]
	32	0 GM 5 3 1 1 3 3 5 0 //	AD	N		Fuse (7A 125V) [T6]
		0 GM 5 7 1 1 3 3 5 0 //	AA	N	C	Wire (190mm)(Orange) [F1]
		0GM57113351//	AA	N	C	Wire (190mm)(White)
		0 GM 7 0 1 1 3 3 6 1//	A C	N		THE CISCONICATION OF THE CONTROL OF
	36 F	PCOVP6633RCZZ	AB		C	PWB, for S/S switch & AC adaptor jack (without parts)
	7 (	OGM81000002//	AB	N		Fuse cap(TUV reguration) for F1 (73133630)
8	8 (	OGM81300012//	AC	N	C	Nylon insulator
8	9 F	ZETVIO43ACZZ	AE	N		Nyjori insulator
_ 9	OTO	GM92133502//	AG	N		Insulation sheet 4 (25×34)(81400084)
9	1 0	GM92133510//	AC	N		Battery cable
9		GM92133600//	AW	N	C	Switch wire ass'y
9	3 0	GM991000///	AA	N	C	Power cable
	4 V	CEAEUIAW336M	ÂA	N	0	leatsink compound #340
9			AB	-14	C	Sapacitor (33µF 10V)
9			AH	61	CCC	Supacitor (4/1/201)
	1	(Unit)	A 11	N	CC	Capacitor (47μF 16V) [C39]
90	1 0		BZ			
		GM1333/////	54	N	E F	ower supply unit

6 Packing material & Accessories

	· doming material	G AU	CC22	ories	
NC	TIMITO CODE	PRICE	NEW MARK	PART	DESCRIPTION
- 1	1 0 GM 6 1 4 0 0 7 2 8 //	AC	N	D	Packing add
	2 SSAKH5002CCZZ	AA		D	Vinyl bag (160×380mm)(61200873)
	3 SSAKAOO19SCZZ	AA		D	Vinyl bag (120×180mm)(61200873)
	4 UBATZ1003ACZA	BA	7 7 7 7	A	Battery (83400012)
	5 0 GM 6 1 3 3 6 0 0 3 //	AK	N	D	EPS,accessory (Polyform add)
	6 0 G M 6 1 3 3 6 0 0 2 //	AK	N	D	EPS END, Right (Polyform add)
	7 SSAKA0006WCZZ	AB		D	Vinyl bag (400 × 500 – VC4000000)
1	8 0 GM 6 1 3 3 6 0 0 1 //	AK	N	D	Vinyl bag (400×500mm)(61200865)
	0 GM 6 1 5 0 1 0 2 0 //	AS	N	D	EPS END,Left (Polyform add) Packing case series
1 6	0 GM 6 1 5 0 1 0 1 9//	AN	N	D	Pooling con
'	0 G M 6 1 5 0 1 0 1 7//	AS	N	D	Packing case series (PC-4641···H,Q,G,K,S,E,W
	0 G M 6 1 5 0 1 0 1 6//	AN	N	D	(PC-4602··11)
10	JHNDP5003SCZZ	AB		C	/DC 1/200 1100
11	SSAKHOO11HCZZ	AA		D	
12	LPLTP1017ACZZ	AB	<u></u>	Ċ -	Vinyl bag (60×140mm)(61200872)
17.	0 GM 6 0 3 0 0 1 2 3 //	BA	N	_	Ten plate (60200960)
13	0 GM 6 0 3 0 0 1 2 1//	AX	N		Operation manual(ENG 3) Operation manual(ENG 3) (H,Q,S,K,E
L	0 GM 6 0 3 0 0 1 2 2 //	BG	N		oporador manual (190 1)
14	SPAKA1982ACZZ	AE			Operation manual ENG 2
15	PCASZ2005HCZA	AC		D	Packing cushion for inst.book (61200874)  Reply post envelope (60100235)  (U,Y,H,Q,S,K,E)
.: 16	0 GM 6 0 2 0 1 5 3 0 //	AC	N	C	
17	GCASP5017SCZZ	AE	N		Tioppy disk label
18	DFLP-1134ACZZ	BF	N		Floppy disk case (73126255)
19	SSAKH0015HCZZ	AA			Diskette 3-1/2" (85100004)
20	0 GM 4 0 1 3 3 6 0 7//	AF	N.		Vinly bag (180×280mm)(61200867)
21	0 GM 4 1 1 0 0 6 1 1//	AA	N		Modern conn angle(for CE-451M-462M)
22	0 GM 6 0 2 0 1 5 2 4//	AB	N		Screw(for CE-451M-462M) (M3×6)
23	0 GM 6 0 3 0 0 1 2 4//	AG	N		Explanation label
24	0 GM 6 0 2 0 1 5 0 9//	AD	N	C	Warranty sheet (O offly)
24	0 GM 6 0 2 0 1 5 1 0//	AB	N		OT O ladel(Dat Code)
. 25.	TLABM1338ACZZ	AB	N		(DO ACA)
26	SPAKA5416SCZZ	AB	14		
27	0 GM 6 0 2 0 1 5 2 2//	AC	N		rtande packing cushion (614006/5)
	0 GM 6 1 5 0 1 0 1 8//	AK	N		Address label Master packing carton (Y only)
101	0 GM 6 1 5 0 1 0 1 5 //	AK		D 1	
		40	N	DI	Master packing carton (PC-4641 only) (PC-4602 only)
-					(FC-4002.0nly)
	·				

#### 6 Packing material & Accessories



7 Key top kit

 $(ec)_{0}$  is taking the latter  $(ec)_{0}$ 

		_		_	
NC		PRICE RANK	NEW MARK	PART	DESCRIPTION
	DUNT-2238ACZZ		N	E	CE-460KE Key top kit(English)service parts is not available only available as sales item
1	DUNT-2239ACZZ		N	E	CE-460KF Key top kit(France)service parts is not available, only available as sales item
1	1 DUNT-2240ACZZ		N	E	CE-460KW Key top kit(Italy,Switzerland)service parts is not available, only available as sales item
	DUNT-2241ACZZ	<u> </u>	N	E	CE-460KS Key top kit(Scandinavia)service parts is not available, only available as sales item
<u></u>	DUNT-2242ACZZ		N	E	CE-460KM Key top kit(Spain)service parts is not available, only available as sales item
┕					
⊢					
_					
1				i .	

8	Main logic PWB a	iss'y			
NC	PARTS CODE	PRICE	NEW MARK	PART RANK	DESCRIPTION
	1 VRS-TP2BD100J	AA		С	Resistor (1/8W 10Ω ±5%)(10010052) [R22,28]
	2 VRS-TP2BD102J	AA		С	Resistor(1/8W 1.0KΩ ±5%)(10010252) [R2~7.16.26.37.38]
	3 VRS-TP2BD103J	AA		С	Resistor (1/8W_10KΩ ±5%)(10010352) [R40]
	4 VRS-TP2BD104F	AA	N	C	Resistor(1/8W 100K $\Omega$ ±1%)(10010412) [R9,10]
	6   V R S - T P 2 B D 1 0 4 J 7   V R S - T P 2 B D 1 0 5 J	AA		C .	Resistor (1/8W 100KΩ ±5%)(10010452) [R14,31,41]
	8 VRS-TP2BD152J	AA		C =	Resistor(1/8W 1MΩ ±5%)(10010552)   R21,24,27,34,48   Resistor (1/8W 1.5KΩ ±5%)(10015252)   R42,43,47
	9 VRS-TP2BD153J	AA		Č	
	0 VRS-TP2BD222J	AA		C	Resistor (1/8W 15KΩ ±5%)(10015352)       [R33]         Resistor (1/8W 2.2KΩ ±5%)(10022252)       [R17,19]
	1 VRS-TP2BD303F	AA	N	C	Resistor (1/8W 30K $\Omega$ ±1%)(10030312) [R11]
1	2 VRS-TP2BD333F	- A A	N	C	Resistor (1/8W 33K $\Omega$ ±1%)(10033312) [R12]
	3 VRS-TP2BD333J	AA		· C	Resistor (1/8W 33K $\Omega$ ±5%)(10033352) [R13]
	4 V R S - T P 2 B D 3 9 2 J	AA		С	Resistor (1/8W 3.9KΩ ±5%)(10039252) [R39]
	5 VRS-TP2BD470J	AA		C	Resistor (1/8W 47Ω ±5%)(10047052) [R18,20,35,46]
	6 VRS-TP2BD471J	AA		C	Resistor (1/8W 470Ω ±5%)(10047152) [R23]
	7 VRS-TP2BD474J	AA		C	Resistor (1/8W 470KΩ ±5%)(10047452) [R8]
	8 VRS-TP2BD560J	AA		C	Resistor (1/8W 56 $\Omega$ ±5%)(10056052) [R1]
	9 VRS-TP2BD562J VRS-TP2BD563J	AA		C	Resistor (1/8W 5.6KΩ ±5%)(10056252) [R25]
2	VRS-TP2BD363J	AA	7-2	C	Resistor(1/8W 56K0 ±5%)(10056352) [R29,30,36,44,45]
2	1 VRS-TP2BD683J	AB		C	Resistor(1/8W 56KΩ ±5%)(10056352)(PC - 4641 only)  [R15] Resistor (1/8W 68KΩ ±5%)(10068352)  [R32]
-	VRD-RC2EY000J	AA		C	Resistor (1/8W 68KΩ ±5%)(10068352)
2	VRD-RC2EY000J	AA.		C	Resistor(1/4W $\Omega\Omega \pm 5\%$ )(10900052)(PC-4602 only) [J2]
	VRD-RC2EY000J	AA	7.1.3	С	Resistor(1/4W 0 $\Omega$ ±5%)(10900052)(PC-4641 only) [J5]
	RMPTC4102QCJB	AB	:	В	Resistor array ( $1K\Omega \times 4 \frac{1}{8W} \pm 5\%$ )(14010253) [RN1.3]
	4 RMPTC7123QCJB	A C	N	В	Resistor array ( $12K\Omega \times 7 \ 1/8W \ \pm 5\%$ )( $14012353$ ) [RN2]
	5 RMPTC4152QCJB	A C	N	В	Resistor farray (1.5K $\Omega \times 4$ 1/8W ±5%)(14015200) [RN6]
	RMPTC8472QCJB	AB	N	В	Resistor ntwek (4.7K $\Omega \times 8 \ 1/8W \ \pm 5\%$ )(14047257) [RN10]
2		AB		В	Resistor net (4.7K0×4 1/8W ±5%)(14047265) [RN12]
	RMPTC8563QCJB	AC		В	Resistor array bus (S) (56K0×8 1/8W ±5%)(14056251) [RN8]
	9 RMPTC4563QCJB D 0GM14147051//	A B A M	N	B	Resistor array (56KΩ×4 1/8W ±5%)(14056350) [RN7]
	VCCCTS1HH100J	AA	N	C	Resistor array (47R 2×8 SMD) [RN4,5,9,11] Capacitor (10pF 50V)(20210021) [C23,27]
	VCKYTS1HB102K	AA	N	č	A III MARK TENNIS
	VCKYTS1HB103K	AA	N	C	Capacitor (1000pF 50V)(20210224) [C38] Capacitor (0.01 <sub>\psi</sub> F 50V)(20210384) [C41]
	0.03420210406//	AC	N	C	Capacitor(0.1µF) - [C5,7,10,11,16,17,21,29,33,34,35,37,44]
34	0GM20210486//	A C	N	C.	Capacitor (0.1µF)(PC-4641 only) [C13]
	VCCCTS1HH150J	AA	N	С	Capacitor(15pF 50V)(20215007) [C19,20,30,31,39,42]
	VCCCTS1HH180J	AA	N	С	Capacitor (18pF 50V)(20218003) [C28]
37	VCCCTS1HH22:0J	AA	N	С	Capacitor (22pF 50V)(20222009) [C24,50]
38	VCCCTS1HH330J	AA	N	C	Capacitor (33pF 50V)(20233009) [C26,32]
$\vdash$	VCCCTS1HH330J VCCCTS1HH470J	A A	N	C	Capacitor (33pf 50V)(20233009)(U,Y,S,K,E) [CBS2]
39	VCCCTS1HH470J	AA		Č	Capacitor (47pF 50V)(20247012) [C18,40,46,49,CLCD0~7]
40	RC-KZ1054CCZZ	AB		C	Capacitor (47pF 50V)(20247012)(U,Y,S,K,E) [CS2] Capacitor(MN 50V 0.1µF)(20310400) [C1~4.22.25.43.47]
	VCEAEU1HW105M	AA	N	č	Capacitor(MN 50V 0.1μF)(20310400) [C1~4,22,25,43,47] Capacitor (1μF 50V)(24210525) [C36]
42		AC	N		Capacitor(10µF 16V)(24210609) [C6,8,9,12,14,15,45,48]
43	0 GM 3 0 2 7 4 3 8 3//	AE	Ň		IC (74LS38) [U33,36]
44	VHITC4S71F/-1	A C		В	IC (TC4S71F)(30640713) [U26]
	VHITC4581F/-1	AC		В	IC (TC4S81F)(30640810) [U23]
	V H i M 4 4 6 4 - 1 2 P Z	AU	N		IC(M4464-12PZ)(30704642) [U1~15,17~21,41~44]
	VHILU57844P-1	AU	N		IC (LU57844P)(30857840) [U24]
48	3 0 GM 3 0 8 7 0 2 0 1 //	BU	N		IC (UPD70208-10) [U34]
45	0 0 GM3 0 8 8 2 5 0 3 // 0 VH i L Z 9 5 H 1 2 / - 1	B K B A	N N	B	IC (82C50A) [U46]
	VHILZ93H12/-1	BC	-N		IC (LZ95H12)(30913360) [U29] IC (LZ93J21)(30913361) [U45]
	VHITC8566F/-1	BB	- 17		IC (LZ93J21)(30913361) [U45] IC (TC8566F)(30927940) [U35]
	3 OGM31514886//	AQ	N	$\overline{}$	IC (14C88) [U40]
	0 GM 3 1 5 1 4 8 9 4//	AQ	N		IC (14C89A) [U39]
	VH i B A 6 2 5 1 A F - 1	ΑE	N		TR.Array (BA6251F)(31862510) [U16,47,48]
	0 GM31904311//	AF	N	В	IC (TL431C) [U25]
	V S 2 S C 2 0 2 1 -/-1	AB			Transistor (2SC2021)(32120210) [03]
	3 0 GM 3 2 1 2 7 1 2 0 //	AB	N		XTOR SMD IC (100MA HFE=10D C2712Y) [Q1,2]
	VHD1SS108//-1	AB			Diode (1SS108)(33001080) [D4~9]
60		A A B F	N.	В	Diode (1SS133)(33001330) [D1~3]
61	V H i 2 7 C 5 1 A A A 0 A V H i 2 7 C 5 1 A A A 1 A	BF	N		IC EP ROM (27C51AAA0A)(U,Y,S,K,E) [U22] IC EPROM (27C51AAA1A)(G,H,O,W) [U22]
	TANIE TO STARRIN	٠,			IC EPROM (27C51AAA1A)(G,H,Q,W) [U22]

8 Main logic PWB ass'y	Ω	Main	logic	<b>PWB</b>	ass'\
------------------------	---	------	-------	------------	-------

8  M	lain logic PWB a	SS y			
		PRICE	NEW	PART	DESCRIPTION
NO.	PARTS CODE	RANK	MARK	RANK	[U27]
62 (	GM37641253//	AG	N	В	IC (74HC125) [U32] IC (74HC157) [U31]
63 (	DGM37641573//	AG	_N	8	[001]
64	0GM37674003//	A F	N	8	IC (74HC00) [U30,37]
65	0 GM 3 7 6 7 4 D 4 3 //	AE	N	В	IC (74HC04) [U38]
66	n G M 3 7 6 7 4 3 2 3 //	AF	N	В	IC (74HC32)
67	0 G M 5 0 1 0 2 5 0 0 //_	AK	N	C	
68	O S O C Z 6 4 2 8 A C Z Z	A.E.		C	
69	O S O C Z 6 4 4 0 A C Z Z _	AG		C	IC socket 40pin LOW profile (30204303) [CN12(SI0)] Connector (DB9M) [CN9(EXT EDI )CN10(PRINTER)]
70	DGM50300917//	AK	N	C	
71	0 GM 5 0 3 0 2 5 1 8 //	AN	N	C	(C)
72	OCNOM5016SC0B	AA		C	
73	OCNOM5016SCOF	AB	L	C	
74	QCNCM2303SC0H	AB		C	
75	0 GM 5 0 4 0 1 4 1 4//	A D	N	С	1 OTD OGnin
76	0 GM 5 0 4 0 2 6 2 5 / / _	AE	N	C	Connector header STR 26pin [CN37(EMS)]
77	0 GM 5 0 4 0 3 4 3 3//	AM	N	С	Connector 2×17 header pan type [CN13(MODEM)] Connector headerRT 2×17 shounded [CN8(FDD)]
79	0 GM 5 0 4 0 3 4 3 4 //	A Q	N	C	
70	0 GM 5 0 4 0 3 4 3 5//	AF	N	C	Connector 2×17 header   Connector HDR 2x20(40pin)(50404022)(PC-4641 only)   Connector HDR 2x20(40pin)(50404022)(PC-4641 only)   CN11(CRT)
75	QCNCM2346SC4J	AL		C	
01	QCNCMOONSSC50	AM		C	Connector 2×25 header (50pin)(50405020) [CN16(EXP BUS)]
01	QCNCM1120AC9F	A Q		С	Connector (96pin)(50409605) [SW1]
02	QSW-Z1069ACZZ	AG		В	Switch, DIP (51505001) [X5]
0.3	RCRSQ2044HCZZ	AH		В	Crystal (16MHz)(55100001) [X3]
85	RCRSP1039CCZZ	AG		В	Crystal (32.768KHz)(55100023) [X4]
86	0 GM 5 5 1 0 0 1 1 6 //	AM	N	В	Crystal (20MHz) [X6]
07	RCRSQ1017ACZZ	AP		В	Crystal (1.8432MHz)(55100131) [X1]
87 88	RCRSQ2045HCZZ	AH		В	Crystal (14.31818MHz)(55114318) [X1]
	RCRSP1034ACZZ	AD		8	Ceramic OSC (3.84MHz)(55200042)
89	(Unit)				(PC-4602··U,Y,S,K,E)
	DUNTK2296RHZZ	**	N	Ε	Main logic PWB ass'y (PC - 4602 ·· H 0)
	DUNTK2295RHZZ	* *	N	E	Main logic PWB ass'y (PC-4602:-G.W)
	DUNTK2333RHZZ	**	N	E	Main logic PWB ass'y (PC - 4641 ·· U,Y,S,K,E)
901	DUNTK2294RHZZ	**	N	E	Main logic PWB ass'y
	DUNTK2253RHZZ	**	N	E	Main logic PWB ass'y (PC - 4641 · G,W)
	DUNTK2332RHZZ	**	N	E	Main logic PWB ass'y
	DUNIKESSERHEE	+	1		
		+			
			-	$\top$	
		+-			

	CODE	I PRICE I	MEAA	PARI	SA··standard,others··option)  DESCRIPTION	
		RANK	MARK	C	Angle	
1 LANGT11	5 6 A C Z Z	AE		C	Screw	
2 L X - B Z 1 1	41CCZZ	AA	N	C	Plate spring	
3 MSPRP1	07ACZZ	AL		<u>c</u>	9P cap	[]
4 PCAPHI	12 A C Z Z	AB		B	Connector(short pin)(3pin)	Lu
5 QCNCM1	6 0 A C U 3	AB		C	Connector(short socket)	[CN2
6 QCNCW1	57ACZZ_	AK		c	Connector(9pin)	[CN:
7 QCNCW1	1 1 9 A C U I	AV		C	Connector(50pin)	「C4~9
8 QCNCW2	4 1 5 R C 5 J	AB		C	Capacitor (50WV 0.1µF)	B1~
9 RC-KZ1	0540022	AC		C	Core	[X:
10 RCORF6	632RGZZ_	AH		В	Crystal (14.31818MHz)	- [X
11 RCRSQ2	045HUZZ	AH		В	Crystal (16.257MHz)	[C10~1]
12 RCRSQ2	046HCZZ	AA		C	Capacitor (50WV 15pF)	「C3.14~1
13 VCCCPU	1 H H 1 3 0 3	AA		C	Canacitor (50WV 1000pF)	[C1,
14 VCKYPU	1 H B 1 0 2 K	AD		<del>-</del>	Capacitor (10WV 33µF)	[IC
15 VCSAVU	1 A E 3 3 6 M	AQ		В	IC (LZ93D13)	[IC
16 VHILZ9	3 D 1 3 / - 1	BE		В	IC (SC4720)	[IC4.
	720//-1	AU		В	IC (TC5563-15L)	lic.
	5 6 3 - 1 5 L	AK	<del> </del> -	В	IC (T74LS244)	[IC
20	L S 2 4 4 - C	BF	<del> </del>	В	IC (57128AAAOB)	[R
20 VH i 5 7 1	2 8 A A A O B	AA	1	C	Resistor (1/4W 10KΩ ±5%)	[R
21 V R D - R C	2 E Y 1 0 3 J	AA	<del>                                     </del>	C	Resistor (1/4W 470 ±5%)	
22 V R D - R C	2 E Y 4 7 0 J	AA	+-	Ċ	(3×4)	
23 X B P S D 3	0 P 0 4 0 0 0	AD	<del></del>	D	Operation manual(E.F.G.S) (Option · except USA)	
101 T i N S M 1	0 2 1 H C Z Z	AB	+	C	Bubbar spacer (Ontion : except USA)	
102 PSPAG1	0 3 8 A C Z Z	AG		10	Packing cushion (Option · except USA)	
103 SPAKA1	9 5 8 A C Z Z	AK	+	D	Checking case (Ontion : except USA)	
104 SPAKC1	9444022	AK	+	D	1/6-vi bog (QO × 220mm)(Ontion**except USA)	
105 SPAKP 2	4 1 / HUZZ	AA		10	Vinyl hag (50 × 60mm)(Option · except USA)	
106 SSAKA 0	0060022	AN	+	C	Caution label (Ontion · except USA)	
107   T C A U H 1	0 1 8 A C Z Z	AA		C	Corow/White (3×8)(Ontion · except USA)	
108 XBSSC3	0 2 0 8 0 0 0	AA	1	C	Screw/Black (3×8)(Option - except USA)	
109 XBSSF3	0 P 0 8 0 0 0		+	1-		(U c
	(Unit)	BS	N	E	CRT adaptor (92133620)(This includes No.1~23)	
901 DUNT-2	280ACZZ	103	+-'\	<del>-</del>		

### Index

			_	1 6																
	1 1	PAF	?TS	Č	OD	E	T	N	10.	Ţ	PRI	CE	N	EW	PA	RT	T.	٠.		
١.			10	<u>c 1</u>		_	+	_	771	-	KAI	VK	M.	ARK	RA	NK	-		_	
	CAI	DPA	10	0.5	AC	0 1	1	3-		1	8	5	-	_		3	_			_
	DE		Ţ	2]	10		I							_	<b> </b>	_	-		_	
	DF I	4 T -	22	34	AC.	<u> </u>	+	6-			BI	_	_	N_		)		_	-	
	l.,	- :	11				+	2-	901		B	_	_	N_	E	_				_
- :	DUI	I.T -	22	27	ACZ	2 Z	+		45	_	BK	$\overline{}$	_	N T	- 6	$\overline{}$			_	-
		-	11					_	901	_	BK	-	_	V	E	$\rightarrow$	_		_	
٠.,	DUN	11-		28	AC Z	<u>. Z</u>	$\perp$	1-	45		BK		_	V .	E	$\overline{}$	-	_		_
	DUN	7=	22	2 9	A (* 7	7 -	+		901	_	BK				E		_	_		_
	DUN	T-	22:	3 8 2	ACZ	7	+-	1- 7-	7	+	C E	+	1	_	_ <u>E</u>			1		1
	ח ט ס_	T-	22:	3 9 /	A C Z	Z	1	<del>7-</del>	1		4.	+	1		<u>E</u>	+	- 11			- 1.
	DUN	<u>T-:</u>	224	10/	A C Z	Z	+-	7-	1		-	Ī	٨	$\overline{}$	E	+				-
	DUN	T - 1	224	12/	ACZ	7	-	7-	1	1		1	N	_	Ε				· .	
-51	DUN	T-2	2 2 8	0 /	CZ	Z	_	7- 9- 9	1 anı	+-	S	+	N	$\overline{}$	_ <u>E</u>	4				
	DUN	T-2	230	7 /	CZ	Ž		_	45	_	K	$\pm$	N	_	_ <u>E</u>	- 1				
	DUM							2- 9	01	A SHOW THE	K		- N	-	Ē	+				
- }	DUN	1 N. 2	11	UA	CS	Α	_	_	61	-	U	_[	"N		Ε		_	'		
	DUN	TK2		0 A	ĊZ	7		1- 9  -	61	_	U		N	_	E	$\perp$	i en	4945		/ • , · ,
Ĺ			//			-	_	- 9			Ü	+	N	+	_ <u>E</u> _	+		_		
	DUN.	TK 2	23	1'A	CZ	Z	1	-	65	_	*	t	N	+	- <u>-</u> -	+	-	-		
1	DUN'	K 2	23	2 A	CZ	Z			37		C		N		C		-	_		
H	DON	N.Z	<u> 23</u>	3 K	HZ	_	_		54		*	-	N	I	E				1 .	
, L	DUNT	K2	29	4 R	HZ2	7	_	- 9	54	_	*	+	N	+	Ē	1	<u> </u>			
L			//				8	- 9		*			N	+	E.	+	***	•		
<u> </u>	ואטכ		29 //	5 R	H Z Z	-	_	_	54	*	_		N		E	1			_	_
	UNT			6 R	H 2 7	+	<u>8</u>	- 90	4	*	_	-	N		Ε	F		_		
-L			11					- 90	_	*	_	-	N N	+	E	╀				
15	UNT	K 2	3 3	2 R I	IZZ		1-	_		*	*		N		E	╁				
D	UNT	K 2	3 3 3	PI	177	-	8-	90	$\overline{}$	*	_		N	T	E			_		-
Ľ		7		1 1 1	164	+		90	4	*	_	_	N N	+-	E	-	_	_	_	
	0.1.0	_[	G]									_	-	1	E	╁	_		_	
G	CAS LEG	P5 (	117	SC	ZZ	-	6-	_		AI			N		D	-	+		_	
Ğ	LEG	G 1 (	124	CC	77	+	1-	_		AL	$\overline{}$	_		_	C				_	_
		•	JĪ			$\top$	-		+	A /	4	_		+-	C_	-				
1	HND	P 1 0	0 5	AC	SA	I	1-	50		A F			_	+	D	-	_		_	
1	HNDI	250	0 5	AC	77		1-	50	_	A F	_	Ξ		_	D		_	_		
-	IIIDI		L I	30	44	+	6-	_10	4	A B	4	-	_		C				-	
L	ANG	11	56	AC	ZZ	1	9-	1	-	ΑE	7	_		-	2					
	PLTF	10	17	AC	ZZ		6-	12	100	A B	_	_		+	5	. ,				-
12	X-BZ X-BZ	10	27	AC AC	SA	-	1-	73		A B	_				: ]		•	- 11		
	K-82	11	41	<u> </u>	77	+	1- 1-	73 56	-	AA	_	_		- (						
1		11				_	9-	2		AA			_	0	$\overline{}$	_		_		_
본	(-BZ	11	47	CC.	ZZ	+	1-	36	-	A A		_		-	$\rightarrow$	_				
	(-BZ	[ N		CC.	ZZ	+	1-	62	1	AB	Ţ		_	_ (		_		_		-
MS	PRP	10	07/	A C	ZZ	1	9-	3	1	1 L	+	N			-1				_	
L		[P	1					_	Ľ	-	†-	14	-		-			-		-1
PC	APH	200	12/	\C Z	<u>Z</u>	$\overline{}$	}-	4	-	C	I			C		_				一
						+-	j	15	۲	(C	╁		4	D	1					
PC	OVP	663	3 F	C Z	? Z		<u> </u>	86	A	В	+	_	-	C	+	_				_
PG	UMM	156	20	C 2	Z		-	63	A	E	I	_	_†	C	-		_			$\dashv$
P7	PAG ETV	104	1 A	CZ	7		- 1	_		8	F	_	I	_C		_	_	-		+
PΖ	ETV	104	2 A	CZ	7	1	_	19 9		E	+-	N	+	<u>ç</u>	- -					]
PΖ	ETV.	104	ЗА	CZ	Z	1		42		Ē	+-	N	+	_ <u>C</u>	+	_		<u>:        </u>		-1
		0 ]	Y			5	- {	39		E		N	1	č	1		_			-
QC	NCM	ION	5.5	C 5	n	8		21		14	-		$\perp$					_		
QCI	NCM1	0 6	0 A	$\overline{C}$ 0	3	9		5	A	M B	-	_	-	B	+					4
QCI	NCM1	12	0 A	<u>C 9</u>	F	8-	- 8	2	A				+	C	-	_				-
001	VCM2	3 0	3 S	C 0	H	8-	_ <u> </u>	4	A	_			F	С		_				-
QCI	VCM5	01	65	C n	B	8- 5-	_	9	A	_			+	C	1	4				]
		11			$\neg$	8-		2	A	$\overline{}$	-	_	_	C	+		4-			-
VCN	ICM5	0 1	6 S (	CO.		8-	7.	3	A	В			1	C	1				_	$\dashv$
5 C V	ICW1	11	/ A (	: Z :	4	<u>-9</u> -9	_	6	AI	$\rightarrow$		-	F	C		_	1			1
ΣCΝ	CW2	41:	5 R (	25.		9-		7   8	AI				+	C	+					7
QCN	W-1	239	9 A (	ZZ	2	1-	66	_	A	$\overline{}$	_	_	+	C	+	_		_		+
										-			_	_	_	_	_	_	-	_

		N.		, ,		27	. ,		٠.	: .	17.14	3,1	,
PARTS CODI		N	_	PRI	CE	N	EW	PA	RT	_	_		_
QSOCZ6428ACZ		<del></del>		RA	_		RK						
QSOCZ644DACZ	77	8-	68	A	$\overline{}$	-		C				1 -	1
QSW-P1067ACZ	7	8-   1-	69 35	A	_	<u> </u>		C	$\overline{}$		: :	- 1	(A)
QSW-Z1069ACZ	Ž	8-	83	A	_		10	B	$\overline{}$			_	3.
L (R)		-	- 00		4	_	_	В	$\dashv$			-	
RADPA1004AGZ	Z	3-	1	_ B.	<b>3</b> -		1	В	_				-
		3-	1	BI	_	-		B	-	75.0			· ·
RADPA1006ACZ	Z	3-	-1	B (	2		7	В	┱		<del>-</del> -	-	_
RADPALUUTACZ		3-	1	В		_		B		-			
WADEN TOU / ACZ	۷.	3-	1	BF	<del>- 1</del>			В			125	, , ,,	_
RADPA1008ACZ	Δ	3-	1	BF	_	<u>.                                    </u>	_	В	I	1 .			
"	<del>^</del>	3-	$\frac{1}{1}$	B F	_	<u> </u>	-4	<u>: B</u>	4			7 1-4	Ç.
RADPA1009ACZ	z 1	_	1	BP	$\rightarrow$	<u> </u>		_ <u>B</u>				, ý:	_
RADPA1010ACZ	z	3-	1	BP		-	-	<u>B</u>	+				
RADPA1011ACZ	Z	3-	1	BQ	_	·	7	В	+			_	
RADPA1012ACZ	Z	_3	1.	_B Q	-	- 1		-8			- 1		
RADPA1013ACZ	2	3-	I	ΒQ	Ť	N		В	+	1 1		1	_
RALMB1007HCZ	-		19	AK	I	1.:		· C		1.		1	_
KC-K21054CCZ			30	AB			41. 2	C			141	_	
"	-+		10	AB	1		1	C	L	:			
RCORF 6 6 3 2 RCZ 2	-		9	AB	1		- -	<u>_c</u>	$\perp$				_ :
RCRSP1034ACZZ			9	AC	+-	<u> </u>		<u>c</u>	<del> </del> -		<u> </u>		
[RCRSP1039CC77	1	-	5	AG	╁	<del></del>		B	+		-		
RCRSQ1017ACZZ		8- 8	_	AP	+		+	-B	╆			- :	
RCRSQ2044HCZZ	$\perp$	8-8	_	AH	+	-	1	В	+		_		
RCRSQ2045HCZZ	$-\Gamma$	8- 8	8	AH			1	В	+	_	<del></del>		_
RCRSQ2046HCZZ		9- 1	_	AH	$\perp$			В	†			_	_
RMPTC4102QCJB	-	9- 12	-	AH	1		Τ	В				_	
RMPTC4152QCJB	+	8- 25		AB	ļ.,		1	В					
RMPTC44720CJR	-	8- 27	_	A C A B	╁	N	-	B	L				
RMPTC45630CIR	_	8- 25	_	AB	-	47	+	8	Ŀ				
RMPTC71230CJB	-	8- 24	_	A C	-	N.	+	B	-	_			
RMPTC8472QCJB		8- 26		A B	_	N	+	B	├	· ·	<u> </u>		
RMPTC8563QCJB		8- 28		A C	_	_	+-	B	-	_			_
RVR-P1009ACZZ		5- 24	1	E		N		В	-	_			<del>-</del>
SPAKA1958ACZZ	-		_									_	
SPAKA1982ACZZ	_	- 103	-	G				D			7	_	_
SPAKA5416SCZZ		5- 14 5- 26	-	I E		- 5	+	D					_
SPAKC1944AC77		- 104	_	B K			-	D	-				
SPAKP2417HC77		- 105	_	ĸ	_	<u> </u>	_	D	_				_
SSAKADOOGUCZZ		- 106		A	_		_	D I	_				_
SSAKA0006WCZZ		- 7	-	В		_	-	5				<del>-</del>	$\dashv$
SSAKA0019SCZZ	6	- 3	A	À	÷	-	_	0		-			$\dashv$
SSAKHOO11HCZZ SSAKHOO15HCZZ	6			A ·			_	)	-	7			$\dashv$
SSAKH5002CCZZ	6		1	Α	<u>.                                    </u>	- 1	(						┪
( T )	- 0	2	A	A			1	) [			:		7
TCAUH1018ACZZ	9	107	A	NI I	-	-					2		$\Box$
TINSMI021HCZZ		101	A				<u>/ (</u>	_					7
TLABM1338ACZZ		25	A		N			$\overline{}$					4
TLABP1317ACSA	1-		A				_			<u> </u>	<del>-</del>	<del></del>	4
TLABP1317ACZZ	I-	44	Α			7	č				<del></del>		$\dashv$
UBATZ1003ACZA	-						_	1			_	-	$\dashv$
UDATZIOUSACZA	1-		B				A						٦
[V]	6-	4	В	4	_	4	_ <u>A</u>	-					
VCCCPU1HH1501	9-	13	A	+	÷ -	-	_	4			_		_]
VCCCTS1HH1001	8-	31	AA		N	+	-c	+			;_	_	_
VCCCTS1HH1501	8-		A A		N.	-+	c		<del>. :</del>	-			4
VCCCTS1HH180J	8-	36	AA		N	-	č	-				<del></del>	4
VCCCTS1HH220J	8-	37	A A		N	+	c		÷				$\dashv$
VCCCTS1HH330J	8-	38	AA		N		C			-	2 . E		I
VCCCTS1HH470J	8-	38	AA	-	N.		C					_	1
/ CCC131HH4/UJ	8-	39	AA		_	1.	C		_			1	]
VCEAEAICW106M	8-	39 42	AA		B1	1	C	1				7	]
CEAEU1AW336M	5-		AA	-	N. N	+	C	-					_
CEAEUIHW105M	5-	33	AA	_	N.	+	C	+			<del></del>		1
, ,	8-		AA	_	N	+	C	. 3 .		 	- <u> </u>	-	-
CEAGUIEW476M	5-		AΒ		_	1	C	+					-
CKYPU1HB102K	9-	14	AA	I			.c	1-	-	<u> </u>		_	1
CKYTS1HB102K CKYTS1HB103K	8-		AΑ		Ň	Γ	C	ľ				<del>-:</del>	1
CQYNU1HM473K	8-		AA		N_		C		_				1
CSAVU1AE336M	5- 9-		A B	+	_	ļ.	C		_		_	_	1
CSAVUICE 476M	5-		ADAH	+-	u .	_	<u>c</u>	-	_				l
	_	20 1 1	- 11	!	1	Ц.	C	_					ı

PARTS CODE NO. PANK NAW RANK VANK RANK VANK RANK VANK RANK VANK RANK VANK RANK VANK RANK RANK VANK RANK VANK RANK VANK RANK RANK VANK RANK RANK RANK VANK RANK RANK RANK RANK RANK RANK RANK R						
VHDDSS133HV-1	PARTS CODE	NO.	PRICE	NEW MARK	PART   RANK	
WHOINSIDS   W	VHDDSS133HV-1	8- 60				
VHEHZ3 ALL	VHD1N4148//-1					
VHIBAGZSTAF-1 8- 55 AE N B VHIBAGZSTAF-1 8- 55 AE N B VHILUST844P-1 8- 47 AU N B VHILZ93D13/-1 9- 16 AQ VHILZ93D13/-1 9- 16 AQ VHILZ93D13/-1 9- 16 AQ VHILZ93D13/-1 9- 16 AQ VHILZ95H12/-1 8- 50 BA N B VHILZ95H12/-1 8- 50 BA N B VHIMN128D1/-1 5- 47 AE B VHIMN128D1/-1 5- 47 AE B VHIMN128D1/-1 5- 47 AE B VHIMN128D1/-1 9- 17 BE B WHIMN128D1/-1 9- 17 BE B WHIMN128D1/-1 8- 56 AC B VHIC4571F/-1 8- 44 AC B WHIC4571F/-1 8- 45 AC B WHITC4571F/-1 8- 45 AC B WHITC4561F/-1 8- 55 AC B VHITC451F/-1 8- 55 AC B WHITC4521AAAAA 8- 61 BF N B WHIT27G51AAAAA 8- 61 BF N B WHIZ7G51AAAAA 8- 61 BF N B WHYBD417-256AA1 33 AA B WHPG13NG43/-1 33 AA B WHPG13NG43/-1 33 AA B WHPG13NG43/-1 33 AA B WHPGU3NG43/-1 33 AA B WHPGU3NG43/-1 34 AB C WRD-HTZEY102J 5- 5 AA C C WRD-HTZEY103J 5- 6 AA C C WRD-HTZEY103J 5- 7 AA C C WRD-HTZEY104J 5- 7 AA C C WRD-HTZEY102J 5- 8 AA C C WRD-HTZEY102J 5- 8 AA C C WRD-HTZEY103J 5- 9 AA C C WRD-HTZEY103J 5- 9 AA C C WRD-HTZEY213J 5- 10 AA C C WRD-HTZEY215J 5- 10 AA C C WRD-HTZEY210J 5- 8 AA C C WRD-HTZEY210J 5- 10 AA C C WRD-HTZEY210J 5- 8 AA C C WRD-HTZEY30J 5- 8 AA C C WRD-HTZ						
\( \text{VHIBA6251AFP-1} \) 8- 555 \) AE \) N \\ B \\ \( \text{VHILU5784APP-1} \) 8- 47 \) AU \) N \\ B \\ \( \text{VHILU5784APP-1} \) 8- 47 \) AU \) N \\ B \\ \( \text{VHILU5783D13/-1} \) 9- 16 \) AQ \\ \( \text{VHILU5784APP-1} \) 8- 50 \) BA \\ \( \text{VHILU5784APP-1} \) 8- 50 \) BA \\ \( \text{VHILU5784APP-1} \) 8- 50 \) BA \\ \( \text{VHILU5784APP-1} \) 5- 47 \\ AE \\ \( \text{VHILU5784APP-1} \) 5- 47 \\ AE \\ \( \text{VHIMA646-12PZ} \) 8- 60 \\ AU \\ \( \text{VHIMA646-12PZ} \) 8- 60 \\ \( \text{VHIMA646-12PZ} \) 8- 70 \\ \						
WHILUS7844P-1				N		
WHILZ93D13/-1	VHILU57844P-1		ΑU	N		
\( \text{VHILZ93H12/-1} \) 8-50 \\ BA \\ N \\ B \\ \( \text{VHIM1280T/-1} \) 5-77 \\ AE \\ \( \text{VHIM1280T/-1} \) 5-77 \\ AE \\ \( \text{VHIM1280T/-1} \) 9-17 \\ BE \\ \( \text{BE} \) \\ \( \text{VHIM1280T/-1} \) 9-17 \\ BE \\ \( \text{BE} \) \\ \( \text{VHIM1280T/-1} \) 9-17 \\ BE \\ \( \text{BE} \) \\ \( \text{VHIM1280T/-1} \) 9-17 \\ BE \\ \( \text{BE} \) \\ \( \text{VHIM1280T/-1} \) 8-44 \\ AC \\ \( \text{BE} \) \\ \( \text{VHITC4S563-15L} \) 9-18 \\ AU \\ \( \text{BE} \) \\ \( \text{VHITC4S563-15L} \) 9-18 \\ AU \\ \( \text{BE} \) \\ \( \text{VHITC4S563-15L} \) 9-18 \\ \( \text{VHITC4S566F/-1} \) 8-52 \\ \( \text{BE} \) 8-65 \\ \( \text{VHITC4S566F/-1} \) 8-52 \\ \( \text{BE} \) 8-65 \\ \( \text{VHITC4S566F/-1} \) 8-52 \\ \( \text{BE} \) 8-65 \\ \( \text{VHITC4S51AAA0A} \) 8-61 \\ \( \text{BF} \) N-8 \\ \( \text{VHITC4S51AAA0A} \) 8-61 \\ \( \text{BF} \) N-8 \\ \( \text{VHITC4S51AAA0A} \) 8-61 \\ \( \text{BF} \) N-8 \\ \( \text{VHIS7128AA0B} \) 9-20 \\ \( \text{BF} \) N-8 \\ \( \text{BFSD36P43A} \) -1 \\ \( \text{CISSTANAIN} \) 3-3 \\ \( \text{AA} \) B-8 \\ \( \text{BFSD36P43A} \) -1 \\ \( \text{CISSTANAIN} \) 3-3 \\ \( \text{AA} \) B-8 \\ \( \text{BFSD36P43A} \) -1 \\ \( \text{CISSTANAIN} \) 3-3 \\ \( \text{AA} \) B-8 \\ \( \text{BFSD36P43A} \) -1 \\ \( \text{CISSTANAIN} \) 3-3 \\ \( \text{AA} \) B-8 \\ \( \text{BB} \) N-9 \\ \( \text{BB} \) B-9 \\ \( \text{VPD-HT2EV103J} \) 5-5 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV103J} \) 5-7 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV103J} \) 5-7 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV272J} \) 5-1 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV272J} \) 5-1 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV272J} \) 5-1 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV272J} \) 5-1 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV3952J} \) 5-10 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV3952J} \) 5-10 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV3952J} \) 5-10 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV3952J} \) 5-10 \\ \( \text{AA} \) C-0 \\ \( \text{VPD-HT2EV3952J} \) 5-1	VHILZ93D13/-1					
\( \text{VHIMN12 & 0 \text{VHIMM12 & 0 \text{VHIMM12 & 0 \text{VHIMM4 & 6 a - 1 \text{2 PZ} & 8 & 66 & AU & N & B \) \( \text{VHIMM4 & 6 a - 1 \text{2 PZ} & 8 & 66 & AU & N & B \) \( VHIMM2 & 0 \text{VHIMM2 & 0 \text{VHIM	VHILZ93J21/-1					
\( \text{VHIMA46a-12P2} & 8-46 & AU \) \( \text{N} \) \( \text{B} \) \( \text{VHISC4720/-1} \) \( 9-17 \) \( \text{BE} \) \( \text{B} \) \( \text{VHISC4720/-1} \) \( 9-17 \) \( \text{BE} \) \( \text{BE} \) \( \text{VHITC4S1F/-1} \) \( 8-46 \) \( \text{AC} \) \( \text{B} \) \( \text{VHITC4S1F/-1} \) \( 8-46 \) \( \text{AC} \) \( \text{B} \) \( \text{VHITC4S1F/-1} \) \( 8-46 \) \( \text{AC} \) \( \text{B} \) \( \text{VHITC5566F/-1} \) \( 8-52 \) \( \text{BE} \) \( \text{VHITC5566F/-1} \) \( 8-52 \) \( \text{BE} \) \( \text{BE} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( 8-61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHITC51AAA0A} \) \( \text{B} \) \( \text{VHITC51AAAAAA} \) \( \text{B} \) \( VHITC51AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA				14		
WHISCA720/-1			-	N		
WHITCASABIF/-1						
\( \text{VHITCS} 563-15L \) 9-18 \) AU \\ B\) B\\ \( \text{VHITCS} 566F/-1 \) 8-52 \) BB-\\ \( \text{VHITCS} 1 \) B\\ \( \text{VHITCS} 2 \) 4-C \\ \( \text{VHITCS} 1 \) AAA \\ \( \text{VHITCS} 2 \) 4-C \\ \( \text{VHITCS} 1 \) AAA \\ \( \text{VHPG1ANG43/-1} 1-33 \) AA \\ \( \text{VHPMITCS} 1 \) BM \\ \( VHD-HTZEY101J J. 5-3 \) AA \\ \( \text{VRD-HTZEY102J J. 5-5 \) AA \\ \( \text{VRD-HTZEY102J J. 5-6 \) AA \\ \( \text{VRD-HTZEY103J J. 5-6 \) AA \\ \( \text{VRD-HTZEY122J J. 5-1 \) AA \\ \( \text{VRD-HTZEY122J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y22J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y22J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y22J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y2J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y2J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y3J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y3J J. 5-1 \) AA \\ \( \text{VRD-HTZEY2Y3J J. 5-1 \) AA \\ \( \text{VRD-HTZEY3Y3J J. 5-1 \) AA \\ \( \text{VRD-HTZEY3Y2J J. 5-1 \) AA \\ \( \text{VRD-HTZEY3Y2J J. 5-1 \) AA \\ \( \text{VRD-HTZEY3Y3J J. 5-1 \) AA \\ \( \text{VRD-HTZEY3Y2J J. 5-1 \) AA \\ \(	VHITC4S71F/-1					
\( \text{VHITCS366F/-1} & 8 - 52 \) \( \text{BB} \) \( \text{VHITCS366F/-1} & 8 - 52 \) \( \text{BB} \) \( \text{VHITCS261AAA0A} & 8 - 61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHIZCS1AAA0A} & 8 - 61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHIZCS1AAA0A} & 8 - 61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHIZCS1AAA0A} & 8 - 61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHIZCS1AAA0A} & 8 - 61 \) \( \text{BF} \) \( \text{N} \) \( \text{B} \) \( \text{VHIZCS1AAA0A} \) \( \text{B} \) \( \text{VHIZCS1AAAA0} \) \( \text{B} \) \( \text{VHOG13AAAAA} \) \( \text{A} \) \( \text{C} \) \( VHOG13AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA						
VHIT/ALS244-C	VHITC5563-15L			-	_	
VH 27C51AAA0A			-			
VHI				N	В	
VH179M12AUC-1				N		
VHPGL3MG43/-1 VHPGL3MG43/-1 VHPGL3MG43/-1 VHPGL3MG43/-1 VHPPW17-256A1 VHPDH77-256A1 VHPDH77-254A1 VH				<u> </u>		
VHPGL3NG43/-1 1-33 AA B B VHPPW17-256A1 1-8 BM N D VHPPW17-256A1 1-8 BM N D VRD-HT2EY101J 5-3 AA C VRD-HT2EY103J 5-6 AA C VRD-HT2EY103J 5-6 AA C VRD-HT2EY103J 5-6 AA C VRD-HT2EY120J 5-8 AA C VRD-HT2EY12J 5-1 AA C VRD-HT2EY22J 5-10 AA C VRD-HT2EY22J 5-10 AA C VRD-HT2EY22J 5-11 AA C VRD-HT2EY27J 5-12 AA C VRD-HT2EY33J 5-13 AA C VRD-HT2EY33J 5-13 AA C VRD-HT2EY31J 5-15 AA C VRD-HT2EY51J 5-15 AA C VRD-HT2EY51J 5-15 AA C VRD-HT2EY51J 5-15 AA C VRD-HT2EY52J 5-17 AA C VRD-HT2EY52J 5-18 AA C VRD-HT2EY82J 5-18 AA C C VRD-RC2EY100J 8-22 AA C C VRD-RC2EY100J 8-2 AA C C VRD-RC2EY100J 8-2 AA C C VRNHT2EK1241F 5-20 AA N C C VRNHT2EK1241F 5-20 AA N C C VRS-TP2BD100J 8-1 AA C C VRS-TP2BD100J 8-1 AA C C VRS-TP2BD104J 8-3 AA C C VRS-TP2BD105J 8-4 AA C C VRS-TP2BD105J 8-7 AA C C VRS-TP2BD105J 8-8 BA AA C C VRS				N N		
VHPPW17-256A1			-	<del> </del>		
VRD-H72EY101J 5- 3 AA CC VRD-H72EY102J 5- 5 AA CC VRD-H72EY103J 5- 6 AA CC VRD-H72EY104J 5- 7 AA CC VRD-H72EY120J 5- 8 AA CC VRD-H72EY120J 5- 8 AA CC VRD-H72EY163J 5- 9 AA CC VRD-H72EY163J 5- 9 AA CC VRD-H72EY120J 5- 10 AA CC VRD-H72EY22J 5- 10 AA CC VRD-H72EY22J 5- 10 AA CC VRD-H72EY22J 5- 11 AA CC VRD-H72EY27J 5- 12 AA CC VRD-H72EY27J 5- 13 AA CC VRD-H72EY332J 5- 13 AA CC VRD-H72EY332J 5- 13 AA CC VRD-H72EY332J 5- 15 AA CC VRD-H72EY356J 5- 16 AA CC VRD-H72EY56J 5- 18 AA CC VRD-H72EY32J 5- 18 AA CC VRD-H72EY32J 5- 18 AA CC VRD-H72EY56J 5- 18 AA CC VRD-RC2EY10J 5- 4 AB CC VRD-RC2EY10J 5- 4 AB CC CC VRD-RC2EY10J 5- 4 AB CC CC VRD-RC2EY10J 5- 4 AB CC CC VRD-RC2EY10J 5- 22 AA CC VRD-RC2EY10J 5- 22 AA CC CC VRD-RC2EY10J 5- 22 AA CC CC VRNHT2EK1124IF 5- 20 AA N CC VRNHT2EK124IF 5- 20 AA N CC VRS-TP2BD10J 8- 2 AA CC VRS-TP2BD10J 8- 2 AA CC VRS-TP2BD10J 8- 2 AA CC VRS-TP2BD10J 8- 3 AA CC VRS-TP2BD10J 8- 3 AA CC VRS-TP2BD10J 8- 3 AA CC VRS-TP2BD15J 8- 7 AA CC VRS-TP2BD15J 8- 9 AA CC VRS-TP2BD15J 8- 9 AA CC VRS-TP2BD15J 8- 10 AA CC VRS-TP2BD15J				N		
VRD-HT2EY102J					C	
VRD-H72EY104J 5-7 AAA C VRD-H72EY120J 5-8 AAA C VRD-H72EY122J 5-1 AAA C VRD-H72EY122J 5-1 AAA C VRD-H72EY22J 5-10 AAA C VRD-H72EY22J 5-10 AA C VRD-H72EY22J 5-11 AA C VRD-H72EY22J 5-11 AA C VRD-H72EY27J 5-11 AA C VRD-H72EY27J 5-12 AA N C VRD-H72EY27J 5-13 AA C VRD-H72EY27J 5-14 AA N C VRD-H72EY37J 5-15 AA C VRD-H72EY32J 5-13 AA C VRD-H72EY32J 5-13 AA C VRD-H72EY561J 5-15 AA C VRD-H72EY561J 5-15 AA C VRD-H72EY562J 5-17 AA C VRD-H72EY562J 5-17 AA C VRD-H72EY562J 5-17 AA C VRD-H72EY562J 5-17 AA C VRD-H72EY562J 5-18 AA C VRD-R02EY000J 8-22 AA C VRD-R02EY00J 8-22 AA C VRD-R02EY102J 1-25 AA C VRD-R02EY103J 9-21 AA C VRD-R02EY103J 9-21 AA C VRD-R02EY103J 9-21 AA C VRD-R02EY103J 8-2 AA C VRD-R02EY103J 8-2 AA C VRD-R02EY103J 8-2 AA C VRD-R02EY103J 8-3 AA C VRD-R02EY103J 8-3 AA C VRD-R02EY103J 8-3 AA C VRD-R02EY103J 8-3 AA C VRNH72EK1072F 5-19 AA N C VRNH72EK1072F 5-19 AA N C VRNH72EK1072F 5-19 AA N C VRS-TP2BD103J 8-3 AA C VRS-TP2BD103J 8-3 AA C VRS-TP2BD103J 8-3 AA C VRS-TP2BD104F 8-4 AA N C VRS-TP2BD105J 8-7 AA C VRS-TP2BD105J 8-8 BA AA C C VRS-TP2BD333J 8-8 BA A					$\overline{}$	
\( \text{VRD-HT2EY122J} \) 5- 8 AA CC \\ \( \text{VRD-HT2EY122J} \) 5- 1 AA CC \\ \( \text{VRD-HT2EY163J} \) 5- 9 AA CC \\ \( \text{VRD-HT2EY163J} \) 5- 9 AA CC \\ \( \text{VRD-HT2EY222J} \) 5- 10 AA CC \\ \( \text{VRD-HT2EY222J} \) 5- 10 AA CC \\ \( \text{VRD-HT2EY222J} \) 5- 11 AA CC \\ \( \text{VRD-HT2EY222J} \) 5- 11 AA CC \\ \( \text{VRD-HT2EY277J} \) 5- 12 AA CC \\ \( \text{VRD-HT2EY277J} \) 5- 12 AA CC \\ \( \text{VRD-HT2EY272J} \) 5- 13 AA CC \\ \( \text{VRD-HT2EY332J} \) 5- 13 AA CC \\ \( \text{VRD-HT2EY372J} \) 5- 15 AA CC \\ \( \text{VRD-HT2EY472J} \) 5- 15 AA CC \\ \( \text{VRD-HT2EY472J} \) 5- 15 AA CC \\ \( \text{VRD-HT2EY561J} \) 5- 16 AA CC \\ \( \text{VRD-HT2EY562J} \) 5- 17 AA CC \\ \( \text{VRD-HT2EY562J} \) 5- 18 AA CC \\ \( \text{VRD-HT2EY82JJ} \) 5- 4 AB CC \\ \( \text{VRD-HT2EY82JJ} \) 5- 20 AA CC \\ \( \text{VRD-RC2EY102J} \) 1- 25 AA	710					
\( \text{VRD-HT2EY163J} \) 5- 1 AAA CC \( \text{VRD-HT2EY163J} \) 5- 9 AA CC \( \text{VRD-HT2EY2R2J} \) 5- 2 AAA N CC \( \text{VRD-HT2EY2R2J} \) 5- 10 AA CC \( \text{VRD-HT2EY224J} \) 5- 11 AA CC \( \text{VRD-HT2EY224J} \) 5- 11 AA CC \( \text{VRD-HT2EY271J} \) 5- 12 AA CC \( \text{VRD-HT2EY272J} \) 5- 14 AA N CC \( \text{VRD-HT2EY272J} \) 5- 14 AA N CC \( \text{VRD-HT2EY332J} \) 5- 13 AA CC \( \text{VRD-HT2EY472J} \) 5- 16 AA CC \( \text{VRD-HT2EY472J} \) 5- 16 AA CC \( \text{VRD-HT2EY561J} \) 5- 16 AA CC \( \text{VRD-HT2EY562J} \) 5- 17 AAA CC \( \text{VRD-HT2EY562J} \) 5- 18 AA CC \( \text{VRD-HT2EY562J} \) 5- 18 AA CC \( \text{VRD-HT2EY822J} \) 5- 18 AA CC \( \text{VRD-HT2EY82J} \) 5- 18 AA CC \( \text{VRD-HT2EY82J} \) 5- 18 AA CC \( \text{VRD-HT2EY82J} \) 5- 18 AA CC \( \text{VRD-RC2EY103J} \) 9- 21 AA CC \( \text{VRD-RC2EY103J} \) 9- 21 AA CC \( \text{VRD-RC2EY103J} \) 9- 22 AA CC \( \text{VRD-RC2EY470J} \) 9- 22 AA CC \( \text{VRNHT2EK1072F} \) 5- 19 AA N CC \( \text{VRNHT2EK1072F} \) 5- 19 AA N CC \( \text{VRNHT2EK1241F} \) 5- 20 AA N CC \( \text{VRNHT2EK1241F} \) 5- 20 AA N CC \( \text{VRS-TP2BD102J} \) 8- 1 AA CC \( \text{VRS-TP2BD102J} \) 8- 2 AA CC \( \text{VRS-TP2BD104J} \) 8- 6 AA CC \( \text{VRS-TP2BD105J} \) 8- 3 AA A CC \( \text{VRS-TP2BD105J} \) 8- 3 AA A CC \( \text{VRS-TP2BD105J} \) 8- 3 AA CC \( \text{VRS-TP2BD105J} \) 8- 3 AA CC \( \text{VRS-TP2BD333F} \) 8- 10 AA CC \( \text{VRS-TP2BD333F} \) 8- 10 AA CC \( \text{VRS-TP2BD333F} \) 8- 11 AA CC \( \text{VRS-TP2BD333J} \) 8- 18 AA CC \( \text{VRS-TP2BD562J} \) 8- 19 AA CC \( \text{VRS-TP2BD562J} \) 8- 19 AA CC \( V	* 11.0		_	}		
VRD—H72EY163J 5- 9 AA N C VRD—H72EY2R2J 5- 10 AA N C VRD—H72EY222J 5- 10 AA C VRD—H72EY22J 5- 11 AA C VRD—H72EY27JJ 5- 11 AA C VRD—H72EY27JJ 5- 12 AA N C VRD—H72EY27JJ 5- 13 AA N C VRD—H72EY472J 5- 13 AA C VRD—H72EY472J 5- 15 AA C VRD—H72EY472J 5- 15 AA C VRD—H72EY561J 5- 16 AA C VRD—H72EY561J 5- 16 AA C VRD—H72EY82J 5- 18 AA C VRD—H72EY80J 5- 17 AA C VRD—R02EY000J 8- 22 AA C VRD—R02EY000J 8- 22 AA C VRD—R02EY100J 1- 25 AA C C VRNHT2EK1072F 5- 19 AA N C C VRNHT2EK1072F 5- 19 AA N C C VRNHT2EK1072F 5- 19 AA N C C VRS—TP2BD100J 8- 1 AA C C VRS—TP2BD105J 8- AA C C VRS—TP2BD333J 8- BA AA C C VRS—TP2BD330F 8- BA AA C C VRS—TP2BD3030F 8- BA AA C C VRS—TP2BD3030F 8- BA AA C C VRS—TP2BD3030F 8- BA AA C C VRS—TP2BD560J 8- BA AA C C C C C C C C C C C C C C C C C C				_		
VRD-HT2EY2R2J   5- 2				-		
VRD—HT2EY271J 5- 11 AA C VRD—HT2EY271J 5- 12 AA N C VRD—HT2EY272J 5- 14 AA N C VRD—HT2EY371J 5- 13 AA C VRD—HT2EY371J 5- 15 AA C VRD—HT2EY472J 5- 15 AA C VRD—HT2EY472J 5- 15 AA C VRD—HT2EY561J 5- 16 AA C VRD—HT2EY562J 5- 17 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2HY221J 5- 4 AB C VRD—RC2EY000J 8- 22 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY103J 9- 21 AA C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK4122F 5- 21 AA N C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD104J 8- 2 AA C VRS—TP2BD104J 8- 3 AA C VRS—TP2BD104J 8- 6 AA C VRS—TP2BD153J 8- 7 AA C VRS—TP2BD153J 8- 8 AA C VRS—TP2BD153J 8- 8 AA C VRS—TP2BD153J 8- 8 AA C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD333J 8- 3 AA C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD333F 8- 12 AA N C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD333F 8- 12 AA N C VRS—TP2BD333F 8- 14 AA C VRS—TP2BD333F 8- 16 AA C VRS—TP2BD333F 8- 17 AA C VRS—TP2BD333F 8- 18 AA C VRS—TP2BD333F 8- 19 AA C VRS—TP2BD562J 8- 19 AA C VRS—TP2BD563J 8- 20 AA C VRS—TP2BD560J 8- 8- 8- 8- 8- 8- 8- 8- 8- 8- 8- 8- 8-	1110			N		
VRD-HT2EY271J 5- 12 AA						
VRD—HT2EY272J 5- 14 AA N C VRD—HT2EY472J 5- 15 AA C VRD—HT2EY472J 5- 15 AA C VRD—HT2EY561J 5- 16 AA C VRD—HT2EY562J 5- 17 AA C VRD—HT2EY562J 5- 17 AA C VRD—HT2EY562J 5- 17 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY822J 5- 18 AA C VRD—RC2EY000J 8- 22 AA C  " 8- 22 AA C " 8- 22 AA C " 8- 22 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY470J 9- 22 AA C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK1241F 5- 21 AA N C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD103J 8- 3 AA C VRS—TP2BD104F 8- 4 AA N C VRS—TP2BD105J 8- 7 AA C VRS—TP2BD105J 8- 7 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD164F 8- 4 AA N C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD165J 8- 7 AA C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD366J 8- 18 AA C VRS—TP2BD560J 8- 18 AA C VRS—TP2BD560J 8- 18 AA C VRS—TP2BD560J 8- 18 AA C VRS—TP2BD563J 8- 20 AA C VRS—TP2BD560J 8- 20 AA C VRS—TP2	****			-		
VRD—HT2EY332J 5- 13 AA C VRD—HT2EY472J 5- 15 AA C VRD—HT2EY561J 5- 16 AA C VRD—HT2EY562J 5- 17 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY822J 5- 18 AA C VRD—HT2EY21J 5- 4 AB C VRD—RC2EY000J 8- 22 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY103J 9- 22 AA C VRD—RC2EY103J 9- 22 AA C VRD—RC2EY103J 9- 22 AA C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK4122F 5- 21 AA N C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD104J 8- 2 AA C VRS—TP2BD104J 8- 2 AA C VRS—TP2BD104J 8- 3 AA C VRS—TP2BD104J 8- 6 AA C VRS—TP2BD153J 8- 3 AA C VRS—TP2BD153J 8- 7 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333F 8- 11 AA C VRS—TP2BD333J 8- 31 AA C VRS—TP2BD366J 8- 16 AA C VRS—TP2BD366J 8- 18 AA C VRS—TP2BD366J 8- 18 AA C VRS—TP2BD563J 8- 20 AA C V	V 11 10 11 1 11 11 11 11 11 11 11 11 11 1		-	- N		
VRD-HT2EY472J 5- 15 AA C VRD-HT2EY561J 5- 16 AA C VRD-HT2EY562J 5- 17 AA C VRD-HT2EY562J 5- 17 AA C VRD-HT2EY822J 5- 18 AA C VRD-HT2HY221J 5- 4 AB C VRD-RC2EY000J 8- 22 AA C  "" 8- 22 AA C "" 8- 22 AA C VRD-RC2EY102J 1- 25 AA C VRD-RC2EY103J 9- 21 AA C VRD-RC2EY470J 9- 22 AA C VRD-RC2EY470J 9- 22 AA C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK41241F 5- 20 AA N C VRS-TP2BD100J 8- 1 AA C VRS-TP2BD102J 8- 1 AA C VRS-TP2BD102J 8- 2 AA C VRS-TP2BD103J 8- 3 AA C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD303F 8- 12 AA N C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD303F 8- 12 AA N C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD303F 8- 12 AA N C VRS-TP2BD36CJ 8- 18 AA C C VRS-TP2BD360J 8- 18 AA C C C VRS-TP2BD360J 8- 18 AA C C C C C C C C C C C C C C C C C C	* IV IS 11 / IV II I I I			+-'		
VRD-HT2EY561J	****				С	
VRD—HT2EY822J 5- 18 AA C VRD—HT2HY221J 5- 4 AB C VRD—RC2EY000J 8- 22 AA C  " 8- 22 AA C " 8- 22 AA C VRD—RC2EY102J 1- 25 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY103J 9- 21 AA C VRD—RC2EY470J 9- 22 AA C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1072F 5- 20 AA N C VRNHT2EK4122F 5- 21 AA N C VRNHT2EK4122F 5- 21 AA N C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD100J 8- 1 AA C VRS—TP2BD103J 8- 3 AA C VRS—TP2BD104F 8- 4 AA N C VRS—TP2BD105J 8- 7 AA C VRS—TP2BD105J 8- 7 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD153J 8- 9 AA C VRS—TP2BD333F 8- 11 AA N C VRS—TP2BD333J 8- 13 AA C VRS—TP2BD333F 8- 12 AA N C VRS—TP2BD392J 8- 14 AA C VRS—TP2BD360J 8- 18 AA C VRS—TP2BD470J 8- 15 AA C VRS—TP2BD560J 8- 18 AA C VRS—TP2BD560J 8- 18 AA C VRS—TP2BD562J 8- 19 AA C VRS—TP2BD563J 8- 20 AB C VRS—TP2BD560J 8- 18 AA C C VRS—TP2BD560J 8- 18 BB B C	110		AA			
\text{VRD-HT2HY22IJ} 5- 4 AB C C \\ \text{VRD-RC2EY000J} 8- 22 AA C C \\ \text{"} 8- 22 AA C C \\ \text{"} 8- 22 AA C C \\ \text{VRD-RC2EY102J} 1- 25 AA C C \\ \text{VRD-RC2EY103J} 9- 21 AA C C \\ \text{VRD-RC2EY470J} 9- 22 AA C C \\ \text{VRD-RC2EY470J} 9- 22 AA C C \\ \text{VRNHT2EK1072F} 5- 19 AA N C \\ \text{VRNHT2EK124IF} 5- 20 AA N C \\ \text{VRNHT2EK124IF} 5- 20 AA N C \\ \text{VRNHT2EK4122F} 5- 21 AA N C \\ \text{VRS-TP2BD100J} 8- 1 AA C C \\ \text{VRS-TP2BD100J} 8- 2 AA C C \\ \text{VRS-TP2BD104F} 8- 4 AA N C C \\ \text{VRS-TP2BD104F} 8- 4 AA C C \\ \text{VRS-TP2BD105J} 8- 3 AA C C \\ \text{VRS-TP2BD105J} 8- 6 AA C C \\ \text{VRS-TP2BD105J} 8- 7 AA C C \\ \text{VRS-TP2BD152J} 8- 8 AA C C \\ \text{VRS-TP2BD152J} 8- 8 AA C C \\ \text{VRS-TP2BD333F} 8- 11 AA N C C \\ \text{VRS-TP2BD333F} 8- 12 AA N C C \\ \text{VRS-TP2BD366J} 8- 18 AA C C \\ \text{VRS-TP2BD560J} 8- 19 AA C C \\ \text{VRS-TP2BD563J} 8- 20 AA C C \\ \text{VRS-TP2BD563J} 8- 20 AA C C \\ \text{VRS-TP2BD560J} 8- 19 AA C C \\ \text{VRS-TP2BD683J} 8- 20 AA C C \\ \text{VRS-TP2BD683J} 8- 21 AB C C \\ \text{VRS-TP2BD683J} 8- 21 AB C C \\ \text{VRS-TP2BD683J} 8- 21 AB C C \\ \te			_	-		
VRD—RC2EY000J 8- 22 AA C  "" 8- 22 AA C  "" 8- 22 AA C  "VRD—RC2EY102J 1- 25 AA C  VRD—RC2EY103J 9- 21 AA C  VRD—RC2EY470J 9- 22 AA C  VRNHT2EK1072F 5- 19 AA N C  VRNHT2EK1241F 5- 20 AA N C  VRNHT2EK4122F 5- 21 AA N C  VRS—TP2BD100J 8- 1 AA C  VRS—TP2BD100J 8- 1 AA C  VRS—TP2BD103J 8- 3 AA C  VRS—TP2BD104J 8- 6 AA C  VRS—TP2BD104J 8- 6 AA C  VRS—TP2BD152J 8- 8 AA C  VRS—TP2BD152J 8- 8 AA C  VRS—TP2BD153J 8- 9 AA C  VRS—TP2BD333F 8- 11 AA N C  VRS—TP2BD333F 8- 12 AA N C  VRS—TP2BD333F 8- 12 AA N C  VRS—TP2BD333F 8- 12 AA C  VRS—TP2BD333F 8- 12 AA C  VRS—TP2BD333F 8- 12 AA N C  VRS—TP2BD333F 8- 12 AA C  VRS—TP2BD333F 8- 12 AA N C  VRS—TP2BD339 2 J 8- 14 AA N C  VRS—TP2BD339 2 J 8- 14 AA C  VRS—TP2BD360J 8- 18 AA C  VRS—TP2BD560J 8- 18 AA C  VRS—TP2BD560J 8- 18 AA C  VRS—TP2BD563J 8- 20 AA C  VRS—TP2BD683J 8- 21 AB C  VRS—TP2BD608000 1- 46 AA C  XBPSD30P040000 1- 38 AA C  C				+		
				+		
			_			
\[ \forall \] \[			AA			
\( \begin{array}{c ccccccccccccccccccccccccccccccccccc	VRD-RC2EY102J			1-		
VRNHT2EK1072F 5- 19 AA N C VRNHT2EK1241F 5- 20 AA N C VRNHT2EK4122F 5- 21 AA N C VRS-TP2BD100J 8- 1 AA C VRS-TP2BD100J 8- 2 AA C VRS-TP2BD100J 8- 3 AA C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD105J 8- 6 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD105J 8- 8 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD333F 8- 12 AA N C VRS-TP2BD333F 8- 12 AA N C VRS-TP2BD333J 8- 3 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD474J 8- 17 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C	VRD-RC2EY103J		_			
VRNHT2EK1241F         5- 20         AA         N         C           VRNHT2EK4122F         5- 21         AA         N         C           VRS-TP2BD100J         8- 1         AA         C           VRS-TP2BD102J         8- 2         AA         C           VRS-TP2BD103J         8- 3         AA         C           VRS-TP2BD104F         8- 4         AA         N         C           VRS-TP2BD105J         8- 6         AA         C         C           VRS-TP2BD152J         8- 8         AA         C         C           VRS-TP2BD153J         8- 9         AA         C         C           VRS-TP2BD333F         8- 11         AA         N         C           VRS-TP2BD333J         8- 12         AA         N         C           VRS-TP2BD392J         8- 14         AA         C         C				N		
VRNHT2EK4122F 5- 21 AA N C VRS-TP2BD100J 8- 1 AA C VRS-TP2BD100J 8- 2 AA C VRS-TP2BD102J 8- 2 AA C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD105J 8- 6 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD333F 8- 12 AA N C VRS-TP2BD333J 8- 13 AA C VRS-TP2BD333J 8- 14 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD474J 8- 17 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 21 AB C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD683J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B IXBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C	VENHIZEKIU/ZE				C	
VRS-TP2BD100J 8- 1 AA C VRS-TP2BD102J 8- 2 AA C VRS-TP2BD103J 8- 3 AA C VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD104J 8- 6 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD122J 8- 10 AA C VRS-TP2BD222J 8- 10 AA C VRS-TP2BD333F 8- 11 AA N C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD303J 8- 9 AA C VRS-TP2BD303J 8- 10 AA C VRS-TP2BD303J 8- 11 AA N C VRS-TP2BD303J 8- 12 AA N C VRS-TP2BD303J 8- 12 AA C VRS-TP2BD303J 8- 12 AA C VRS-TP2BD303J 8- 13 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD470J 8- 16 AA C VRS-TP2BD470J 8- 16 AA C VRS-TP2BD470J 8- 17 AA C VRS-TP2BD470J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD683J 8- 21 AB C	VRNHT2EK4122F		_		C	
VRS-TP2BD103J 8-3 AA C VRS-TP2BD104F 8-4 AA N C VRS-TP2BD104J 8-6 AA C VRS-TP2BD105J 8-7 AA C VRS-TP2BD152J 8-8 AA C VRS-TP2BD152J 8-9 AA C VRS-TP2BD153J 8-9 AA C VRS-TP2BD333F 8-11 AA N C VRS-TP2BD333F 8-11 AA N C VRS-TP2BD333F 8-12 AA N C VRS-TP2BD333F 8-12 AA N C VRS-TP2BD333J 8-13 AA C VRS-TP2BD392J 8-14 AA C VRS-TP2BD392J 8-16 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD560J 8-19 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD683J 8-21 AB C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B  IXI XBPSC30P08000 1-46 AA C XBPSD30P04000 1-38 AA C	VRS-TP2BD100J					
VRS-TP2BD104F 8- 4 AA N C VRS-TP2BD104J 8- 6 AA C VRS-TP2BD105J 8- 7 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD222J 8- 10 AA C VRS-TP2BD222J 8- 10 AA C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD303F 8- 12 AA N C VRS-TP2BD303J 8- 13 AA C VRS-TP2BD303J 8- 14 AA C VRS-TP2BD303J 8- 14 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 17 AA C VRS-TP2BD471J 8- 17 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B IXBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C			$\rightarrow$			
VRS-TP2BD104J 8-6 AA C VRS-TP2BD105J 8-7 AA C VRS-TP2BD152J 8-8 AA C VRS-TP2BD153J 8-9 AA C VRS-TP2BD222J 8-10 AA C VRS-TP2BD303F 8-11 AA N C VRS-TP2BD303F 8-11 AA N C VRS-TP2BD303J 8-12 AA N C VRS-TP2BD303J 8-13 AA C VRS-TP2BD303J 8-13 AA C VRS-TP2BD303J 8-15 AA C VRS-TP2BD3092J 8-14 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-17 AA C VRS-TP2BD470J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD683J 8-20 AA C VRS-TP2BD683J 8-20 AA C VRS-TP2BD683J 8-21 AB C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B  [X] XBPSC30P080000 1-46 AA C XBPSD30P04000 1-38 AA C	VRS-TP2BD103J				_	+
VRS-TP2BD105J 8- 7 AA C VRS-TP2BD152J 8- 8 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD222J 8- 10 AA C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD333F 8- 12 AA N C VRS-TP2BD333J 8- 13 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD562J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2O21-/-1 8- 57 AB B  IXI XBPSC3OPO8OOO 1- 46 AA C XBPSD3OPO4OOO 1- 38 AA C XBPSD3OPO4OOO 1- 38 AA C XBPSD3OPO4OOO 1- 38 AA C	VRS-TP2BD104F					
VRS-TP2BD152J 8- 8 AA C VRS-TP2BD153J 8- 9 AA C VRS-TP2BD222J 8- 10 AA C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD333J 8- 12 AA N C VRS-TP2BD303J 8- 13 AA C VRS-TP2BD303J 8- 13 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD470J 8- 17 AA C VRS-TP2BD470J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD683J 8- 20 AA C VRS-TP2BD683J 8- 21 AB C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B IXBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C	VRS-TP2BD105J				Ċ	
VRS-TP2BD153J 8- 9 AA C VRS-TP2BD22J 8- 10 AA C VRS-TP2BD303F 8- 11 AA N C VRS-TP2BD333F 8- 12 AA N C VRS-TP2BD333J 8- 13 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD392J 8- 14 AA C VRS-TP2BD470J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD474J 8- 17 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD562J 8- 19 AA C VRS-TP2BD562J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B  IXI XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C	VRS-TP2BD152J					
VRS-TP2BD303F 8-11 AA N C VRS-TP2BD303F 8-12 AA N C VRS-TP2BD303J 8-13 AA C VRS-TP2BD303J 8-13 AA C VRS-TP2BD303J 8-14 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD474J 8-17 AA C VRS-TP2BD460J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD683J 8-21 AB C VRS-TP2BD683J 8-21 AB C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B  [X] XBPSC30P080000 1-46 AA C XBPSD30P04000 1-38 AA C	VRS-TP2BD153J					
VRS-TP2BD333F 8-12 AA N C VRS-TP2BD333J 8-13 AA C VRS-TP2BD392J 8-14 AA C VRS-TP2BD392J 8-14 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD474J 8-17 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD562J 8-19 AA C VRS-TP2BD563J 8-20 AB C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B VS2SC2021-/-1 8-57 AB B VS2SC2021-/-1 8-57 AB C XBPSC30P08000 1-46 AA C XBPSC30P08000 1-38 AA C	VRS-TP2BD222J					
VRS-TP2BD333J 8-13 AA C VRS-TP2BD392J 8-14 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD474J 8-17 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD562J 8-19 AA C VRS-TP2BD562J 8-19 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AB C VRS-TP2BD683J 8-21 AB C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B  IXI XBPSC30P08000 1-46 AA C XBPSD30P08000 1-38 AA C	VRS-1P2BD303F					
VRS-TP2BD392J 8-14 AA C VRS-TP2BD470J 8-15 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD471J 8-16 AA C VRS-TP2BD474J 8-17 AA C VRS-TP2BD560J 8-18 AA C VRS-TP2BD562J 8-19 AA C VRS-TP2BD562J 8-20 AA C VRS-TP2BD563J 8-20 AA C XRS-TP2BD563J 8-20 AA C VRS-TP2BD563J 8-20 AA C VRS-TP2BD683J 8-21 AB C VS2SA673AB/-1 5-53 AE B VS2SC2021-/-1 8-57 AB B  IXI XBPSC30P08000 1-46 AA C XBPSD30P08000 1-38 AA C	VRS-TP2803331			_	C	
VRS-TP2BD471J 8- 15 AA C VRS-TP2BD471J 8- 16 AA C VRS-TP2BD474J 8- 17 AA C VRS-TP2BD560J 8- 18 AA C VRS-TP2BD562J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 21 AB C VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B  [X] XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C XBPSD30P04000 1- 38 AA C			4 A A			
VRS-TP2BD474J	VRS-TP2BD470J					
VRS-TP2BD560J 8- 18 AA C VRS-TP2BD562J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C VRS-TP2BD563J 8- 20 AA C  VRS-TP2BD683J 8- 21 AB C  VRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B  [X]  XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C  XBPSD30P04000 1- 38 AA C	VRS-TP2BD471J					
VRS-TP2BD562J 8- 19 AA C VRS-TP2BD563J 8- 20 AA C  WRS-TP2BD563J 8- 20 AA C  WRS-TP2BD683J 8- 21 AB C VS2SA673AB/-1 5- 53 AE B VS2SC2021-/-1 8- 57 AB B  [X]  XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C  WRS-TP2BD683J 8- 20 AA C  C  VRS-TP2BD683J 8- 20 AA C  C  VRS-TP2BD693 B C  WRS-TP2BD693 B C		-				
VRS-TP2BD563J 8- 20 AA C  " 8- 20 AA C  VRS-TP2BD683J 8- 21 AB C  VS2SA673AB/-1 5- 53 AE B  VS2SC2021-/-1 8- 57 AB B  [X]  XBPSC30P08000 1- 46 AA C  XBPSD30P04000 1- 38 AA C  " 9- 23 AA C	VRS-TP2RD5621					
//     8- 20 AA     C       VRS-TP2BD683J     8- 21 AB     C       VS2SA673AB/-1     5- 53 AE     B       VS2SC2021-/-1     8- 57 AB     B       IXI     XBPSC30P08000     1- 46 AA     C       XBPSD30P04000     1- 38 AA     C       //     9- 23 AA     C			20 A A		C	
VS 2 S A 6 7 3 A B / - 1	"					
VS 2 SC 2 0 2 1 -/ -1	VRS-TP2BD683J					+
XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C  " 9- 23 AA C	VS2SA673AB/-1				_	
XBPSC30P08000 1- 46 AA C XBPSD30P04000 1- 38 AA C // 9- 23 AA C	VS2SC2021-/-1	8-	1/ A D	<del>'</del>	- 0	
XBPSD30P04000 1- 38 AA C	XBPSC30P08000	1-	46 A A		C	
// 9- 23 A A C	XBPSD30P04000		38 A	1		
XBPSD30P06000   1- 30   AA     C	"					
	XBPSD30P06000	1-	30   A /		C	

			51514	DADT	
PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
XBPSD30P06000	5- 67	AA		С	
XBPSD30P08000	1- 18	AA		С	
XBPSF30P08000	1- 46	AA		C	
XBSSC30P08000 XBSSF30P08000	9- 108 9- 109	AA		<del>č</del>	
XUPSD30P06000	1- 59	AA		c	
XUPSD30P08000	1- 13	AA		С	
(0)	2 1	AH	N	C	
0CFR562761/01 0CFR562761/02	2- 1 2- 2	AH	N	č	
OCFR562761/03	2- 3	AH	N.	С	
OCFR562761/04	2- 4	AH	N.	C	
OCFR562761/05	2- 5 2- 6	AH	N	C	
DCFR562761/06 DCFR562761/07	2- 7	AH	N -	č	
OCFR562761/08	2- 8	AH	N	С	
OCFR562761/09	2- 9	AH	N	<u>c</u>	
OCFR562761/10	2- 10 2- 11	AH	N N	C	
0CFR562761/11 0CFR562761/12	2- 12	AH	N N	Č	
OCFR562761/13	2- 13	AH	N	С	
OCFR562761/14	2- 14	AH	N	C	
OCFR562761/15	2- 15	AH	N N	C	
0CFR562761/16 0CFR562761/17	2- 16 2- 17	AH	N	C	
OCFR562761/18	2- 18	AG	N	C	
OCFR562761/19	2- 19	AG	N	С	
OCFR562761/20	2- 20	A G	N N	- c	
OCFR562761/21	2- 21 2- 22	AG	N	C C	
OCFR562761/22 OCFR562761/23	2- 23	AG	N	Č	
OCFR562761/24	2- 24	AG	N	С	
OCFR562761/25	2- 25	AG	N	C	
OCFR562761/26	2- 26 2- 27	AG	N N	C _	
OCFR562761/27 OCFR562761/28	2- 28	AG	N	C	
OCFR562761/29	2- 29	AG	N	C	
OCFR562761/30	2- 30		N	C	
OCFR562761/31	2- 31 2- 32	AG	N	C	
OCFR562761/32 OCFR562761/33	2- 32 2- 33		N	č	
OCFR562761/34	2- 34	_	N	С	
OCFR562761/35	2- 35		N	C	
OCFR562761/36	2- 36		N	C	1
0CFR562761/37 0CFR562761/38	2- 38		N	C	
OCFR562761/39	2- 39		N	С	
OCFR562761/40	2- 40		N	C	
OCFR562761/41	2- 41	_	N	C	<u> </u>
OCFR562761/42 OCFR562761/43	2- 43	-	N	C	
OCFR562761/44	2- 44	_	N	С	
OCFR562761/45	2- 45		N	C_	
OCFR562761/46	2- 4	$\overline{}$	N	C	<del> </del>
OCFR562761/47 OCFR562761/48	2- 4	_	N	C	
OCFR562761/49	2- 4		N	C	
OCFR562761/50	2- 5	_	N	C	-
OCFR562761/51	2- 5		N	C C	-
0CFR562761/52 0CFR562761/53	2- 5			1 5	
OCFR562761/54	2- 5			С	
OCFR562761/55	2- 5			C	
OCFR562761/56	2- 5			C	
OCFR562761/57 OCFR562761/58	2- 5 2- 5			1 <del>č</del>	
0CFR562761/59	2- 5			C	
OCFR562761/60	2- 6	0 AG	N	C	
OCFR562761/61	2- 6			- <del>C</del> -	<del> </del>
OCFR562761/62	2- 6	2 A G		C	1
0CFR562761/63 0CFR562761/64	_	A A G		Č	
OCFR562761/65		5 A G	N	С	
OCFR562761/66		6 A G		C	
OCFR562761/67	$\overline{}$	7 A G		- C	<del> </del>
OCFR562761/68 OCFR562761/69		8 A G			
OCFR562761/70		0 A G	_	С	
OCFR562761/71	2- 7	71 A G	i N		
OCFR562761/72	2- 7	72 A G	<u>N</u>	C	

PARTS CODE	NO.	PRICE		PART	
OCFR562761/73		RANK	1 1 1 1 1 1 1	RANK	
10CERS52751/74	2- 73		N	C	
OCFR562761/75	2- 75		N	C	
OCFR562761/76	2- 76		N	C	
OCFR562761/77	2- 77	_	N	C	N. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.
0CFR562761/78 OCFR562761/79	2- 78		N.	С	
OCFR562761/80	2- 79		N	C	
OCFR562761/81	2- 81		N	C	
OCFR562761/82	2 82		-N	l č	
OCFR562761/83	2- 83		N	С	
0CFR562761/84 0CFR562761/85	2- 84 2- 85		N	C	
OCFR562761/86	2- 85 2- 86	AG	N	C	
OCFR562761/87	2- 87	AG	N	C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
OCFR562761/88	2- 88	AG	N	C	
0CFR562761/89	2- 89	AG	N	C	1 1 1 1 1 1 1 1 1 1 1 1
OCFR562762/01	2- 90	A G	N N	- e -	14 5 5 5 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
OCFR562762/02	2- 2	AH	N	C	-
OCFR562762/03	2- 3	AH:	N :	Č-	
UCFR562/62/04	2- 4	AH	N	С	
0CFR562762/05 0CFR562762/06	2- 5	AH	N	C	1.1
OCFR562762/07	2- 6	AH	N	C	
OCFR562762/08	2- 8	AH	N	č	
OCFR562762/09	2- 9	AH	N	Č	
0CFR562762/10 0CFR562762/11	2- 10	A H	N.	C	
0CFR562762/11 0CFR562762/12	2- 11	AH	N N	- C	
OCFR562762/13	2- 13	AH	N.	C	
OCFR562762/14	2- 14	АН	N	c	
0CFR562762/15	2- 15	AH	N	С	
0CFR562762/15 0CFR562762/17	2- 16	AH	N	C	
OCFR562762/18	2- 17	AG	N	C	
OCFR562762/19	2- 19	AG	N	C	7.3
OCFR562762/20	2- 20	AG	N	С	
0CFR562762/21	2- 21	A G	N	С	
0CFR562762/22 0CFR562762/23	2- 22	AG	N N	C	
OCFR562762/24	2- 24	AG	N	C	
OCFR562762/25	2- 25	AG	N	c	
OCFR562762/26	2- 26	AG	N	С	
OCFR562762/27 OCFR562762/28	2- 27 2- 28	AG	N	C	, ,
OCFR562762/29	2- 29	AG	N	C	
OCFR562762/30	2- 30.	AG	N	C	
OCFR562762/31	2- 31	A G	N	С	
0CFR562762/32 0CFR562762/33	2- 32	A G	N.	C	
OCFR562762/34	2- 33	AG	N	C	
OCFR562762/35	2- 35	AG	N	c	
OCFR562762/36	2- 36	AG		C	
OCFR562762/37 OCFR562762/38	2- 37	AG	N	C	
OCFR562762/39	2- 38	A G	N	C	
OCFR562762/40	2- 40	AG	N	C	
OCFR562762/41	2- 41	AG	N	С	
0CFR562762/42 0CFR562762/43	2- 42	AG	N .		
OCFR562762/44	2- 43	A G	N	C	
OCFR562762/45	2- 45	AN	N	C	
OCFR562762/46	2- 46	AH		C	
0CFR562762/47	2- 47	A G	N	C	
0CFR562762/48 0CFR562762/49	2- 48	AG	N.	C	
OCFR562762/50	2- 50	AG	N	C	
OCFR562762/51	2- 51	AG	N	c	· · · · · ·
0CFR562762/52	2- 52	A G	N,	C	
0CFR562762/53 0CFR562762/54	2- 53	AG	N N		Y
OCFR562762/55		A G	N N	C	
0CFR562762/56		AG	N.	<del>c</del>	
0CFR562762/57	2- 57	AG	N	С	<u>,</u> .
0CFR562762/58 0CFR562762/59		AH		C	
0CFR562762/60		A G		C	
OCFR562762/61	2- 61	A G	_	č	
OCFR562762/62	2- 62	AG		C	

,	B. D.	. 10 (.1)		DRICE	- Lur	344	1045	_		
		NC	).	PRICE			PAR		3 di.	
	OCFR562762/63	2-	63		- N	_	C			· 1011 / 1
	OCFR562762/64	2-	64	AG.	1 - N	ī .	C	_	. 1 7	111.77
1	OCFR562762/65	2-	65	AG	N		C			1047
	OCFR562762/66	2-	65		- N	1;	С			
	0CFR562762/67 0CFR562762/68	2-	67		N		C	ك		14.11.11
	OCFR562762/69	2-	68		N	_	C	Ì		
	OCFR562762/70	2-	69		N	_	C	_		
	OCFR562762/71	2-	70 71	AG	N	-	<u>C</u>	-	1000	1. 7. 7.
-	OCFR562762/72	2-	72	AG	N	-	<u> </u>			
	OCFR562762/73		73	AM	N		C	-		<u> </u>
	OCFR562762/74	_	74.	A.G.	N	$\rightarrow$	-6	-	_ 1 _ 2 2 2	
	OCFR562762/75		75	AH	Ň	-	c	+	. 1	d . i . i
Į	OCFR562762/7.6	_	76	AH	N	-	č		-	
	OCFR562762/77	2-	77	AH	N		C	1	7. 11	7
	OCFR562762/78	2-	78	AH	N		C	1	. 3	+ 1 1 V 1
=	OCFR562762/79		79 -	AG	N		C			
ŀ	OCFR562762/80		80	A.G.	N		ିଠ	2	33 23	11117
H	OCFR562762/81		81	AG	N	П	C.		12 .71	TIMV.
ŀ	OCFR562762/82		82	AG	N		C	11	الغيابية	11/11/1
ŀ	OCFR562762/83		83	AG	N		C		11.	10.71
ŀ	OCFR562762/84 OCFR562762/85		34	AG	N		_C			<u>.</u> .: 7 .
ŀ	OCFR562762/86		35	AG	N	-[	C	1		2 1. 1
H	OCFR562762/87		36	AG	· N	4	C	4	1 1 1 7	12 m
H	OCFR562762/88	2- 8		AG	N	4	C	4	1 1	1
t	OCFR562762/89		38	A G	_ N	4	C	4		
H	OCFR562762/90		9	AG	N	4	<u>C</u>	1	- 1 11	
t	OCFR562763/01		1	AG	N	+	<u>c</u>	-	<u>: ::</u>	
r	OCFR562763/02		2	AH	N	+	<u>.c</u>	+		7 .
r	OCFR562763/03		3	AH	N N	-	Č.	+	- :	
	OCFR562763/04		4	AH	N	-	C	+		
	OCFR562763/05		5	AH	N	+	c	┾	1 . 1	
	OCFR562763/06	_	6.	AH	N	+	C	+	· · ·	
	OCFR562763/07		7	AH	·N	+	C	+		,
	CFR562763/08		8	AH	N	+	C	+		
	OCFR562763/09	_	9	AH	-N		C	+		
	CFR562763/10	2- 1	0	AH	N	+	C	+		
L	CFR562763/11	2- 1	1	AH	N	-	C	+	,	
	CFR562763/12	2- 13	2	AH	N	+	C	1		
	CFR562763/13	2- 13	3	AH	·N	1	C	T		· · ·
	CFR562763/14	2- 14		AH	N		C			٠.
	CFR562763/15	2- 15	_	AH	N	Γ	C	Γ		
	CFR562763/16	2- 16	_	AH	N		C			
	CFR562763/17	2- 17	-	AG	N	$\perp$	C			
	CFR562763/18	2- 18	$\rightarrow$	AG	·N_	$\perp$	C			
	CFR562763/19 CFR562763/20	2- 19	_	AG	N	↓.	С	L		
	CFR562763/21	2- 20	_	AG	N.	╀	<u>C</u>	L	112	- A - Z -
	CFR562763/21	2- 21		A G	- N	-	C.	L.		1 1
	CFR562763/23	2- 22 2- 23	+	A G	N	+	C	Ŀ		15
ő	CFR562763/24	2- 24	_	AG	N ·	╁.	<u>C</u>	L		1. 1
	CFR562763/25	2- 25	_	AG	N	╀	C	L		4.11
	CFR562763/26	2- 26		AG	N N	1	Ç.	<u> </u>		1
0	CFR562763/27	2- 27		AG	N N	+	Š-		1, 31	21 2
0	CFR562763/28	2- 28	_	AG	N .	-	<del>C</del>	_	1	201
	CFR562763/29	2- 29	-	AG	N	╫	č			
	CFR562763/30	2- 30	-	AG	N		č		<del></del>	
	CFR562763/31	2- 31	_	AG	ĪN	_	č	_		
	CFR562763/32	2- 32	<del>-</del>	AG	N.	-	č	Ė	-	-
	CFR562763/33	2- 33	I	AG	N	_	Č			
	CFR562763/34	2- 34	I	AG	N	_	C	_		
0	CFR562763/35	2- 35		AG	N	-	Ĉ ·	-		
U	CFR562763/36	2- 36			N		C		:	7
0	CFR562763/37	2- 37	_	AG	N	$\overline{}$	C	_		
	CFR562763/38	2- 38	$\overline{}$	A G	N		_	11		_
	CFR562763/39 CFR562763/40	2- 39	_	A G	N :	; [	_			
	CFR562763/40	2- 40	$\overline{}$	A G	N :	$\overline{}$			4.4 2	
0 4	CFR562763/41	2- 41	_	A G	N_			_		
ň	CFR562763/42	2- 42 2- 43		A G	N N	(_(			_ "]"	
00	FR562763/44	2- 43	_	A G	N .		2		<del></del>	
	FR562763/45.	2- 45		N -	N N:		2		Signatur (1974)	
00	FR562763/46	2- 45	-	A H	N:	_				
0 0	FR562763/47	2- 47		G	N	3 (	-	<u>.</u>	<del>-, '</del>	
0 (	FR562763/48	2- 48		_	N		_	7	·	
	FR562763/49	2- 49	_		N	- 6	$\rightarrow$	_		<u> </u>
00	FR562763/50	2- 50	_		N	_	;			
0 C	FR562763/51	2- 51	-	-	N	_	_	_		
0 0	FR562763/52	2- 52	-		N	_			:	
						_		_		

		PRICE	NEW	PART	
PARTS CODE	NO.	RANK	MARK	RANK	
OCFR562763/53	2- 53 2- 54	AG	N	C	
0CFR562763/54 0CFR562763/55	2- 55	AG	N	Č	
OCFR562763/56	2- 56	AG	N	C	
OCFR562763/57	2- 57	AG	N	С	
OCFR562763/58	2- 58	AH	N	C	
0CFR562763/59 0CFR562763/60	2- 5 <u>9</u> 2- 60	AG	N	C	
OCFR562763/61	2- 61	AG	N	C	
OCFR562763/62	2- 62	AG	N	С	
OCFR562763/63	2- 63	AG	N	Č	
0 C F R 5 6 2 7 6 3 / 6 4 0 C F R 5 6 2 7 6 3 / 6 5	2- 64 2- 65	AG	N N	C	
OCFR562763/66	2- 66	AG	N	č	
OCFR562763/67	2- 67	AG	N	C	
OCFR562763/68	2- 68	AG	N	C	
0CFR562763/69 0CFR562763/70	2- 69	AK	N	C	
0CFR562763/70 0CFR562763/71	2- 71	AG	N	č	
OCFR562753/72	2- 72	AG	N	С	
OCFR562763/73	2- 73	AM	N	C	
OCFR562763/74	2- 74	AG	N N	C	
OCFR562763/75 OCFR562763/76	2- 76	AH	N	Č	
OCFR562763/77	2- 77	AH	N	C	
OCFR562763/78	2- 78	AH	N	С	
OCFR562763/79	2- 79	AG	N N	C	
0CFR562763/80 0CFR562763/81	2- 80 2- 81	AG	N N	C	
OCFR562763/82	2- 82	AG	N	C	
OCFR562763/83	2- 83	AG	N	С	
OCFR552763/84	2- 84	AG	N	C	
OCFR562763/85 OCFR562763/86	2- 85 2- 86	AG	N	C	
OCFR562763/87	2- 87	AG	N	C	
OCFR562763/88	2- 88	AG	N	C	
OCFR562763/89	2- 89	AG	N	C	
0CFR562763/90 0CFR562830-01	2- 90	AG	N	C	
0 C F R 5 6 2 8 3 0 - 0 1 0 C F R 5 6 2 8 3 0 - 0 2	2- 2	AH	N	Č	
OCFR562830-03	2- 3	АН	N	С	
OCFR562830-04	2- 4	AH	N	C	
0CFR562830-05	2- 5	AH	N	C	
OCFR562830-06 OCFR562830-07	2- 7	AH	N	Č	
OCFR562830-08	2- 8	AH	N	С	
OCFR562830-09	2- 9	AH	N_	C	
OCFR562830-10	2- 10 2- 11	AH	N N	C	
0CFR562830-11 0CFR562830-12	2- 11	AH	N	C	
OCFR562830-13	2- 13	AH	N	C	
OCFR562830-14	2- 14	AH	N	C	
DCFR562830-15	2- 15	AH	N	C	
OCFR562830-16 OCFR562830-17	2- 16 2- 17	AH	N N	C	-
OCFR562830-18	2- 18	AG	N	C	
OCFR562830-19	2- 19	AG	N	C	
OCFR562830-20	2- 20	AG	N	C	
OCFR562830-21 OCFR562830-22	2- 2 <u>1</u> 2- 22	AG	N	C	
OCFR562830-22	2- 23	AG	N	C	
OCFR562830-24	2- 24	AG	N	C	
OCFR562830-25	2- 25	AG	N	C	
OCFR562830-26	2- 26	AG	N N	C	
0 C F R 5 6 2 8 3 0 - 2 7 0 C F R 5 6 2 8 3 0 - 2 8	2- 27	AG	N	C	
OCFR562830-29	2- 29	AG	N	C	
OCFR562830-30	2- 30	AG	N	C	
OCFR562830-31	2- 31	AG	N N	C	
0CFR562830-32 0CFR562830-33	2- 32	AG	N N	C	
0CFR562830-33 0CFR562830-34	2- 33	AG	N	C	
OCFR562830-35	2- 35	AG	N	С	
OCFR562830-36	2- 36	AG	N_	C	
0CFR562830-37	2- 37	AG	N	C	
0CFR562830-38 0CFR562830-39	2- 38 2- 39	AG	N N	C	
OCFR562830-40	2- 40	AG	N	C	
OCFR562830-41	2- 41	AG	N	C	
OCFR562830-42	2- 42	AG	N	C_	<u> </u>

PARTS CODE	NO.	PRICE RANK	NEW MARK	PART RANK	
OCFR562830-43	2- 43	AG	N	C	
OCFR562830-44	2- 44	AG	N	С	
OCFR562830-45	2- 45	AN	N	C	
0CFR562830-46 0CFR562830-47	2- 46 2- 47	AH	N N	C	
0CFR562830-47	2- 48	AG	N	c	· · · · · · · · · · · · · · · · · · ·
OCFR562830-49	2- 49	AG	N	С	
OCFR562830-50	2- 50	AG	N	C_	
0CFR562830-51	2- 51 2- 52	AG	N N	C	
OCFR562830-52 OCFR562830-53	2- 53	AG	N	C	
OCFR562830-54	2- 54	AG	N	C	
OCFR562830-55	2- 55	AG	N	С	
OCFR562830-56	2- 56	AG	N	C	
0CFR562830-57 0CFR562830-58	2- 57 2- 58	AG	N	C	
0CFR562830-59	2- 59	AG	N	C	
OCFR562830-60	2- 60	AG	N	C	
0CFR562830-61	2- 61 2- 62	AG	N N	C	
0CFR562830-62 0CFR562830-63	2- 63	AG	N	C	
OCFR562830-64	2- 64	AG	N	C	
OCFR562830-65	2- 65	AG	N	C	
OCFR562830-66	2- 66	AG	N	C	
0 C F R 5 6 2 8 3 0 - 6 7 0 C F R 5 6 2 8 3 0 - 6 8	2- 68	AG	N	C	
OCFR562830-69	2- 69	AK	N	C	
0CFR562830-70	2- 70	AG	N	С	
OCFR562830-71	2- 71	AG	N	C	
0CFR562830-72 0CFR562830-73	2- 72	AG	N	C	
OCFR562830-74	2- 74	AG	N	C	
OCFR562830-75	2- 75	AH	N	С	
0CFR562830-76	2- 76	AH	N	C	
0 C F R 5 6 2 8 3 0 - 7 7 0 C F R 5 6 2 8 3 0 - 7 8	2- 77 2- 78	AH	N	C	
0CFR562830-78	2- 79	AG	N	C	
OCFR562830-80	2- 80	AG	N	C	
OCFR562830-81	2- 81	AG	N	C	
0CFR562830-82	2- 82 2- 83	AG	N N	C	
0CFR562830-83 0CFR562830-84	2- 84	AG	N	C	
OCFR562830-85	2- 85	AG	N	С	
OCFR562830-86	2- 86	AG	N	C	
0CFR562830-87	2- 87 2- 88	AG	N N	C	
0CFR562830-88 0CFR562830-89	2- 89	AG	N	<del>c</del>	
OCFR562830-90	2- 90	AG	N	C	
OCF56A185F///	2- 102	AA		C	
0CF56A514B///	2- 107	AK	N <sub>N</sub>	C	-
OCF56B036A///	2- 103	AQ	N	C	
OCF56H089A///	2- 106	BD	N	С	
OCF56H089B///	2- 106	BD	N	C	
0CF560088B///	2- 109 2- 111	AA	-	C	<del> </del>
OCF560940A///	2- 111	AA	1	C	
OCF564965C///	2- 108	AA		С	
OCF565033M///	2- 112	AD	N	В	
OCF 5 6 5 5 2 4 B / / /	2- 105 2- 104	AB	N.	C	-
0CF565665A/// 0CF567664C///	2- 104	AA	N	C	
OCF 5 6 7 6 6 4 D///	2- 114	AA	N	С	
OCF567955A///	2- 113	AA	N	C	
OGM1335/////	1- 41 5- 901	BZ	N	E	
0GM13362950//	5- 22	AD	N	C C	
0GM14147051//	8- 30	AM	N	В	
OGM18120220//	5- 23	AF	N	C	
0GM18130301//	5- 25	AF	N N	C	
0GM18150202// 0GM20210359//	5- 26 5- 27	AF	N N	C	
0GM20210339//	8- 34	AC	N	C	
"	8- 34	AC	N	С	
0GM20247302//	5- 28	AB	N	C	ļ
0GM20256105// 0GM24122800//	5- 29 5- 32	AB	N	C	
0GM24122800//	5- 34	AC	N	C	
OGM24210631//	5- 35	AC	N	C	
OGM24210827//	5- 36	ΑĐ	N	С	

				O	1	
	PARTS CODE	NO.	PRICE		PART	
	0GM24222619//	5- 3		N.	С	
	0GM24222702//	5- 3		N	C	
:	0GM24233603// 0GM24233611//	5- 4		N N	C	
	0 GM 2 4 2 3 3 6 1 2//	5- 4		N	C	
	0GM24247501//	5- 4		N	C	
	0GM24247715//	5- 4		· N	C	
į.	0GM30274383// -0GM3-08-7-02-01//	8- 4		N	В	
	0 GM3 0 8 8 2 5 0 3 //	8- 4		N	- 8 - B	
	OGM31104310//	5- 4		N	В	
	0GM31110700//	5- 4		N	В	1
	0GM31179052// 0GM31514886//	8- 5		N:	B	
ı	OGM31514894//	8- 54		N	В	
- [	OGM31904311//	8- 56	_	N	В	
-	0GM32-1-0-2-0-00//	5- 49		N	- B	
1	0 GM3 21 1 2 1 3 1//	5- 50	_	N	·B	
ŀ	0 GM32127120// 0 GM32180500//	8- 58	_	N :	8	
	0GM32204505//	5- 52		N	В	
-[	OGM32214430//	5- 54		N	В	1
Ţ	0 GM3 2 2 1 4 4 4 0 //	5- 55		N	В	1.1
·	0GM32285500//:	-5- :50		N	В	V
f	0 GM33101004// 0 GM33101040//	5- 57 -5- 58		N N	В	
ŀ	0GM33103035//	5- 59		N	В	<u>~ 1 </u>
	OGM33105301//	5- 60		N	В	
L	0 GM33352290//	5- 63	_	N	В	
ŀ	0 GM33352501// 0 GM37641253//	5- 65		N	В	5.1
ŀ	0GM37641253//	8- 62 8- 63	AG	N N	_: B	200
İ	OGM37674003//	8- 64	AF	N	В	17 . 1
	OGM37674043//	8- 65	AE	N .	В	
	0GM37674323//	8- 66	AF	N.	В	1 1
H	0GM40133500//	1- 40	AL	N	C	
H	0GM40133600//	5- 66 1- 17	AL	N N	C	
_	OGM40133604//	1- 29	AD	N	C	
	OGM40133605//	1- 55	AG	N.	С	
	0 GM 4 0 1 3 3 6 0 6 //	1- 64	AP	N	C	
	0 GM 4 0 1 3 3 6 0 7// 0 GM 4 0 1 3 3 6 1 0//	6- 20 1- 51	AF	N N	C	
-	0 GM 4 0 1 3 3 6 1 1//	1- 76	AC	N	c	
	OGM40133612//	1- 76	AC	N	C	
-	OGM41100611//	6- 21	AA	N	С	1 2 .
	0 GM 4 1 1 0 0 6 1 3 //	1- 69 5- 68	AD	N	C	
	GM44700065//	5- 68 1- 3	AA	N N	C	V 10 10 10 10 10 10 10 10 10 10 10 10 10
	GM50102500//	8- 67	-	N	C	
	GM50300917//	8- 70	AK	N	C	
	GM50302518//	.8- 71	AN	N	С	1
	OGM50400364//	5- 70 8- 75	AC	N N	C	
	GM50402625//	8- 76	AE	N N	C	
1	GM50402627//	5- 71	AN	N	C	1
	GM50403433//	8- 77	AM	N	C	
	GM50403434//	8- 78.	AQ	N	C	
	IGM50403435//	8- 79 5- 72	AF	N N	C	1
_	GM51400006//	5- 73	AM	N	č	
	GM52100030//	5- 74	AC	N	C	
	GM52100171//	5- 75	AF	N	C	
	GM52113351//	5- 76 5- 77	AH	N	C	
	GM52313353//	5- 78	AM	N N	В	
0	GM52313354//	5- 79	AP	N.	В	
	GM52313355//	5- 80	AG	- N :	В	1 -1
	GM52313356//	5- 81	AT	N	В	
	GM53113350// GM54300020//	5- 82 1- 68	BC	N N	A B	
	GM55100116//	8- 86	AM	N	В	
0	GM57113350//	5- 83	AA	N	C	
	GM57113351//	5- 84	AA	N	C	
	GM60201508//	1- 12	A D	N .	C.	
	GM60201509// GM60201510//	6- 24	A D	N N	C	
	GM60201513//	1- 52	AD	N	<del>c</del>	
0	GM60201514//	1- 52	A D	N	C	
0	GM60201515//	1- 21	AE	N	С	

I	PARTS CODE	NO	PRICE	NEW	PAR1	
٠		NO.	RANK	MARK	RANK	
ł	0GM60201516// 0GM60201517//	1- 21		N N	C	<u> </u>
ŀ	OGM60201518//	1- 23	AF	N.	. C.	
	OGM60201519//	1- 23	AF	N	C	
-	0GM60201520//	1- 23	AF	N	C	
ŀ	0 GM 6 0 2 0 1 5 2 2 //	6- 27	A C	N	C	
ŀ	0GM60201530//	6- 22 6- 16	AB	N N	C	1 1 1 1 1 1 1 1
1	OGM60201541//	1- 22	AH	N	C	19.7
Ļ	OGM60261540//	1- 27	AB	N_	C	201
-	0GM60300121// 0GM60300122//	6- 13	A X	N	D	1 4 4 5 1
ŀ	0GM60300122//	6- 13	BG	N	D	
I	OGM60300124//	6- 23	AG	N	C	
	OGM61336001//	6- 8	AK_	N.	D	
=ŀ	OGM61336002//	66	AK	_ N	0	Springer in the
}	0GM61336003// 0GM61400728//	6- 5	AC	N N	D	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
ŀ	OGM61501015//	6- 101	AK	N :	D	
	OGM61501016//	6- 9	AN	N	_ D _	7 7 7 7 7 7 7 7
H	0GM61501017//	6- 9	AS	N	D.	
_	0GM61501018// 0GM61501019//	6- 101	AK	. N.	<u>D</u>	
_	0GM61501020//	6- 9	AN	N N	D D	
	OGM70113360//	1- 32	AC	N	C	
F	OGM70113361//	1- 75	A C	N	C	-
1	0GM73133601//	5- 85	A.C	. N.	В	
	0GM73133601//	1- 48 1- 28	BC	N	D	4
	OGM73133603//	1- 1	BA	N	D	
	OGM73133604//.	1- 20	AW	N	D	
H	0GM73133605//	1- 72	AN	N	С	
	0GM73133606// 0GM73133607//	1- 2	AC	N	C	
_	OGM73133609//	1- 14	A C	N	C	
	OGM73133611//	1- 48	BC	N	D	
	OGM73133612//	1- 28	BE	N	D	
	OGM73133613// DGM73133614//	1- 1	BA	N	D	
	DGM73133615//	1- 20	AW	N N	·C	
	OGM73133616//	1- 2	AC	N	C	
	GM73133617//	1- 4	AC	N	C	
_	OGM73133619//	1- 14	AD	N	C	
	JGM81000002//	5- 87 1- 5	AB	N	C	
	GM81200102//	1- 24	·AD	N	c	
_	GM81300012//	5- 88	AC	N	C	
	GM81300095//	1- 67	AB	N_	С	
	OGM 8 1 4 0 0 0 8 1//	1- 39-	AH	- N	C	
	GM81600013//	1- 57	AD	- N	C	
O	GM91133623//	1- 6	AZ	N	Č	
	GM92126219//	1- 31	AE.	N	C	4 - 3 - 2 - 2 - 2
	GM92130811// GM92133502//	1- 53	A D	N .	C	
	GM92133502//	5- 90 5- 91	A G	N N	C	
	GM92133600//	1- 43	AW	N ·	C	
Ļ	"	5- 92	AW	·N	С	
10	GM92133603// GM92133604//	1- 15	AT	N	Ç.	
H	GM92133604//	1- 16	AT	N	C	·
	GM92133756//		AY	N:	c	1
	GM991000////	5- 93	AA	N	Č.	
	0G1473403432	4- 7	ВМ	N	E	12 12 15
	0G1476943000 0G1490051603	4- 5	CP	N	E	
	0G1490051701	4- 101	CE	N	D	
Û	0G1553211005	4- 6	BL	N	E	
ō	0G1678803909	4- 1	AC	N	D	<u> </u>
	0G1678803910 0G17967693//	4- 1		N	D	
	0G1796769609	4- 3	A H	N N	E D	
0	0G1796769610	4- 2	AH	N	D	
	0G1796772900	4- 4	BP	N.	E	
_		- '	_			7.
	· · · · · ·			_		
					. +	
_		; ;			<del></del>	

)			
-			

# SHARP

COPYRIGHT © 1989 BY SHARP CORPORATION

All rights reserved.

Printed in Japan.

No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without prior written permission of the publisher.

SHARP CORPORATION Information Systems Group Quality & Reliability Control Center Yamatokoriyama, Nara 639-11, Japan 1989 February Printed in Japan S